Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 33f8a8d0c19837fd98eb75186cd0a60c98d4ffc4 / . / include / configs / usb_a9263.h
blob: ffa69009a128ebf1140a2586d823083e43ccbe0e [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -0400[diff] [blame]1/* SPDX-License-Identifier: GPL-2.0+ */
Mateusz Kulikowski6a302ae2013-12-02 23:30:58 +0100[diff] [blame]2/*
3 * (C) Copyright 2007-2013
4 * Stelian Pop <stelian.pop@leadtechdesign.com>
5 * Lead Tech Design <www.leadtechdesign.com>
6 * Thomas Petazzoni, Free Electrons, <thomas.petazzoni@free-electrons.com>
7 * Mateusz Kulikowski <mateusz.kulikowski@gmail.com>
8 *
9 * Settings for Calao USB-A9263 board
10 *
11 * U-Boot image has to be less than 200704 bytes, otherwise at91bootstrap
12 * installed on board will not be able to load it properly.
Mateusz Kulikowski6a302ae2013-12-02 23:30:58 +0100[diff] [blame]13 */
14
15#ifndef __CONFIG_H
16#define __CONFIG_H
17#include <asm/hardware.h>
18
19/* ARM asynchronous clock */
20#define CONFIG_SYS_AT91_MAIN_CLOCK 12000000 /* 12 MHz crystal */
21#define CONFIG_SYS_AT91_SLOW_CLOCK 32768
Mateusz Kulikowski6a302ae2013-12-02 23:30:58 +0100[diff] [blame]22
Mateusz Kulikowski6a302ae2013-12-02 23:30:58 +0100[diff] [blame]23/*
24 * Hardware drivers
25 */
Mateusz Kulikowski6a302ae2013-12-02 23:30:58 +0100[diff] [blame]26/*
27 * BOOTP options
28 */
29#define CONFIG_BOOTP_BOOTFILESIZE
Mateusz Kulikowski6a302ae2013-12-02 23:30:58 +0100[diff] [blame]30
Mateusz Kulikowski6a302ae2013-12-02 23:30:58 +0100[diff] [blame]31/* SDRAM */
Mateusz Kulikowski6a302ae2013-12-02 23:30:58 +0100[diff] [blame]32#define CONFIG_SYS_SDRAM_BASE ATMEL_BASE_CS1
33#define CONFIG_SYS_SDRAM_SIZE 0x04000000
34
35#define CONFIG_SYS_INIT_SP_ADDR \
Wenyou.Yang@microchip.comd5d29162017-07-21 17:07:46 +0800[diff] [blame]36 (ATMEL_BASE_SRAM1 + 16 * 1024 - GENERATED_GBL_DATA_SIZE)
Mateusz Kulikowski6a302ae2013-12-02 23:30:58 +0100[diff] [blame]37
Mateusz Kulikowski6a302ae2013-12-02 23:30:58 +0100[diff] [blame]38/* NAND flash */
39#ifdef CONFIG_CMD_NAND
Mateusz Kulikowski6a302ae2013-12-02 23:30:58 +0100[diff] [blame]40#define CONFIG_SYS_MAX_NAND_DEVICE 1
41#define CONFIG_SYS_NAND_BASE ATMEL_BASE_CS3
42/* our ALE is AD21 */
43#define CONFIG_SYS_NAND_MASK_ALE (1 << 21)
44/* our CLE is AD22 */
45#define CONFIG_SYS_NAND_MASK_CLE (1 << 22)
46#define CONFIG_SYS_NAND_ENABLE_PIN GPIO_PIN_PD(15)
47#define CONFIG_SYS_NAND_READY_PIN GPIO_PIN_PA(22)
48#endif
49
Mateusz Kulikowski6a302ae2013-12-02 23:30:58 +0100[diff] [blame]50/* Ethernet */
Mateusz Kulikowski6a302ae2013-12-02 23:30:58 +0100[diff] [blame]51#define CONFIG_RMII
52#define CONFIG_NET_RETRY_COUNT 20
53#define CONFIG_AT91_WANTS_COMMON_PHY
54
55/* USB */
56#ifdef CONFIG_CMD_USB
57#define CONFIG_USB_ATMEL
58#define CONFIG_USB_OHCI_NEW
Mateusz Kulikowski6a302ae2013-12-02 23:30:58 +0100[diff] [blame]59#define CONFIG_SYS_USB_OHCI_CPU_INIT
60#define CONFIG_SYS_USB_OHCI_REGS_BASE 0x00a00000
61#define CONFIG_SYS_USB_OHCI_SLOT_NAME "at91sam9263"
62#define CONFIG_SYS_USB_OHCI_MAX_ROOT_PORTS 2
Mateusz Kulikowski6a302ae2013-12-02 23:30:58 +0100[diff] [blame]63#endif
64
Wenyou.Yang@microchip.comd5d29162017-07-21 17:07:46 +0800[diff] [blame]65/* bootstrap + u-boot + env + linux in dataflash on CS0 */
Mateusz Kulikowski6a302ae2013-12-02 23:30:58 +0100[diff] [blame]66#define CONFIG_EXTRA_ENV_SETTINGS \
Tom Rini5ad8e112017-10-22 17:55:07 -0400[diff] [blame]67 "mtdparts=" CONFIG_MTDPARTS_DEFAULT "\0" \
Mateusz Kulikowski6a302ae2013-12-02 23:30:58 +0100[diff] [blame]68
Mateusz Kulikowski6a302ae2013-12-02 23:30:58 +0100[diff] [blame]69#endif