blob: 9b5902fe9e228167cd99ec33b7c4711fdfc5fca8 [file] [log] [blame]
Hou Zhiqiang245d4922019-08-20 09:35:25 +00001// SPDX-License-Identifier: GPL-2.0+ OR X11
2/*
3 * T4240 Silicon/SoC Device Tree Source (pre include)
4 *
5 * Copyright 2013 Freescale Semiconductor Inc.
Biwen Li3e9d3952020-05-01 20:04:17 +08006 * Copyright 2019-2020 NXP
Hou Zhiqiang245d4922019-08-20 09:35:25 +00007 */
8
9/dts-v1/;
10
11/include/ "e6500_power_isa.dtsi"
12
13/ {
14 #address-cells = <2>;
15 #size-cells = <2>;
16 interrupt-parent = <&mpic>;
17
18 cpus {
19 #address-cells = <1>;
20 #size-cells = <0>;
21
22 cpu0: PowerPC,e6500@0 {
23 device_type = "cpu";
24 reg = <0 1>;
25 fsl,portid-mapping = <0x80000000>;
26 };
27 cpu1: PowerPC,e6500@2 {
28 device_type = "cpu";
29 reg = <2 3>;
30 fsl,portid-mapping = <0x80000000>;
31 };
32 cpu2: PowerPC,e6500@4 {
33 device_type = "cpu";
34 reg = <4 5>;
35 fsl,portid-mapping = <0x80000000>;
36 };
37 cpu3: PowerPC,e6500@6 {
38 device_type = "cpu";
39 reg = <6 7>;
40 fsl,portid-mapping = <0x80000000>;
41 };
42 cpu4: PowerPC,e6500@8 {
43 device_type = "cpu";
44 reg = <8 9>;
45 fsl,portid-mapping = <0x80000000>;
46 };
47 cpu5: PowerPC,e6500@10 {
48 device_type = "cpu";
49 reg = <10 11>;
50 fsl,portid-mapping = <0x80000000>;
51 };
52 cpu6: PowerPC,e6500@12 {
53 device_type = "cpu";
54 reg = <12 13>;
55 fsl,portid-mapping = <0x80000000>;
56 };
57 cpu7: PowerPC,e6500@14 {
58 device_type = "cpu";
59 reg = <14 15>;
60 fsl,portid-mapping = <0x80000000>;
61 };
62 cpu8: PowerPC,e6500@16 {
63 device_type = "cpu";
64 reg = <16 17>;
65 fsl,portid-mapping = <0x80000000>;
66 };
67 cpu9: PowerPC,e6500@18 {
68 device_type = "cpu";
69 reg = <18 19>;
70 fsl,portid-mapping = <0x80000000>;
71 };
72 cpu10: PowerPC,e6500@20 {
73 device_type = "cpu";
74 reg = <20 21>;
75 fsl,portid-mapping = <0x80000000>;
76 };
77 cpu11: PowerPC,e6500@22 {
78 device_type = "cpu";
79 reg = <22 23>;
80 fsl,portid-mapping = <0x80000000>;
81 };
82 };
83
84 soc: soc@ffe000000 {
85 ranges = <0x00000000 0xf 0xfe000000 0x1000000>;
86 reg = <0xf 0xfe000000 0 0x00001000>;
87 #address-cells = <1>;
88 #size-cells = <1>;
89 device_type = "soc";
90 compatible = "simple-bus";
91
92 mpic: pic@40000 {
93 interrupt-controller;
94 #address-cells = <0>;
95 #interrupt-cells = <4>;
96 reg = <0x40000 0x40000>;
97 compatible = "fsl,mpic";
98 device_type = "open-pic";
99 clock-frequency = <0x0>;
100 };
Peng Ma938e6932019-10-23 11:07:13 +0000101
Ran Wangbbfe6ed2019-12-12 17:31:06 +0800102 usb@210000 {
103 compatible = "fsl-usb2-mph";
104 reg = <0x210000 0x1000>;
105 phy_type = "utmi";
106 };
107
108 usb@211000 {
109 compatible = "fsl-usb2-dr";
110 reg = <0x211000 0x1000>;
111 phy_type = "utmi";
112 };
113
Peng Ma938e6932019-10-23 11:07:13 +0000114 sata: sata@220000 {
115 compatible = "fsl,pq-sata-v2";
116 reg = <0x220000 0x1000>;
117 interrupts = <68 0x2 0 0>;
118 sata-offset = <0x1000>;
119 sata-number = <2>;
120 sata-fpdma = <0>;
121 };
Yinbo Zhuf4944ba2019-10-15 17:20:48 +0800122
123 esdhc: esdhc@114000 {
124 compatible = "fsl,esdhc";
125 reg = <0x114000 0x1000>;
126 clock-frequency = <0>;
127 };
Biwen Li3e9d3952020-05-01 20:04:17 +0800128
129 /include/ "qoriq-i2c-0.dtsi"
130 /include/ "qoriq-i2c-1.dtsi"
Hou Zhiqiang245d4922019-08-20 09:35:25 +0000131 };
Hou Zhiqiang7de77cb2019-08-27 11:03:10 +0000132
133 pcie@ffe240000 {
134 compatible = "fsl,pcie-t4240", "fsl,pcie-fsl-qoriq";
135 reg = <0xf 0xfe240000 0x0 0x4000>; /* registers */
136 law_trgt_if = <0>;
137 #address-cells = <3>;
138 #size-cells = <2>;
139 device_type = "pci";
140 bus-range = <0x0 0xff>;
141 ranges = <0x01000000 0x0 0x00000000 0xf 0xf8000000 0x0 0x00010000 /* downstream I/O */
142 0x02000000 0x0 0xe0000000 0xc 0x00000000 0x0 0x20000000>; /* non-prefetchable memory */
143 };
144
145 pcie@ffe250000 {
146 compatible = "fsl,pcie-t4240", "fsl,pcie-fsl-qoriq";
147 reg = <0xf 0xfe250000 0x0 0x4000>; /* registers */
148 law_trgt_if = <1>;
149 #address-cells = <3>;
150 #size-cells = <2>;
151 device_type = "pci";
152 bus-range = <0x0 0xff>;
153 ranges = <0x01000000 0x0 0x00000000 0xf 0xf8010000 0x0 0x00010000 /* downstream I/O */
154 0x02000000 0x0 0xe0000000 0xc 0x20000000 0x0 0x20000000>; /* non-prefetchable memory */
155 };
156
157 pcie@ffe260000 {
158 compatible = "fsl,pcie-t4240", "fsl,pcie-fsl-qoriq";
159 reg = <0xf 0xfe260000 0x0 0x4000>; /* registers */
160 law_trgt_if = <2>;
161 #address-cells = <3>;
162 #size-cells = <2>;
163 device_type = "pci";
164 bus-range = <0x0 0xff>;
165 ranges = <0x01000000 0x0 0x00000000 0xf 0xf8020000 0x0 0x00010000 /* downstream I/O */
166 0x02000000 0x0 0xe0000000 0xc 0x40000000 0x0 0x20000000>; /* non-prefetchable memory */
167 };
168
169 pcie@ffe270000 {
170 compatible = "fsl,pcie-t4240", "fsl,pcie-fsl-qoriq";
171 reg = <0xf 0xfe270000 0x0 0x4000>; /* registers */
172 law_trgt_if = <3>;
173 #address-cells = <3>;
174 #size-cells = <2>;
175 device_type = "pci";
176 bus-range = <0x0 0xff>;
177 ranges = <0x01000000 0x0 0x00000000 0xf 0xf8030000 0x0 0x00010000 /* downstream I/O */
178 0x02000000 0x0 0xe0000000 0xc 0x60000000 0x0 0x20000000>; /* non-prefetchable memory */
179 };
Hou Zhiqiang245d4922019-08-20 09:35:25 +0000180};