Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 3263e748a19043c290316fe7d2aefa15c2866dcb / . / board / freescale / common / qixis.h
blob: 93638d24524d4d30966a8d66144281c3ccba9040 [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -0400[diff] [blame]1/* SPDX-License-Identifier: GPL-2.0+ */
Shengzhou Liu1d6b35c2011-11-22 16:51:13 +0800[diff] [blame]2/*
3 * Copyright 2011 Freescale Semiconductor
Yangbo Luf9049b22020-06-17 18:08:58 +0800[diff] [blame]4 * Copyright 2020 NXP
Shengzhou Liu1d6b35c2011-11-22 16:51:13 +0800[diff] [blame]5 * Author: Shengzhou Liu <Shengzhou.Liu@freescale.com>
6 *
Shengzhou Liu1d6b35c2011-11-22 16:51:13 +0800[diff] [blame]7 * This file provides support for the QIXIS of some Freescale reference boards.
8 */
9
10#ifndef __QIXIS_H_
11#define __QIXIS_H_
12
13struct qixis {
14 u8 id; /* ID value uniquely identifying each QDS board type */
15 u8 arch; /* Board version information */
16 u8 scver; /* QIXIS Version Register */
17 u8 model; /* Information of software programming model version */
18 u8 tagdata;
19 u8 ctl_sys;
20 u8 aux; /* Auxiliary Register,0x06 */
21 u8 clk_spd;
22 u8 stat_dut;
23 u8 stat_sys;
24 u8 stat_alrm;
25 u8 present;
Shengzhou Liuc82392d2012-10-07 20:21:02 +0000[diff] [blame]26 u8 present2; /* Presence Status Register 2,0x0c */
Shengzhou Liu1d6b35c2011-11-22 16:51:13 +0800[diff] [blame]27 u8 rcw_ctl;
28 u8 ctl_led;
29 u8 i2cblk;
30 u8 rcfg_ctl; /* Reconfig Control Register,0x10 */
31 u8 rcfg_st;
32 u8 dcm_ad;
33 u8 dcm_da;
34 u8 dcmd;
35 u8 dmsg;
36 u8 gdc;
37 u8 gdd; /* DCM Debug Data Register,0x17 */
38 u8 dmack;
Yangbo Lue1a3cc72020-06-17 18:08:59 +0800[diff] [blame]39 u8 res1;
40 u8 sdhc1;
41 u8 sdhc2;
42 u8 stat_pres3;
43 u8 los_stat;
44 u8 usb_ctl;
Shengzhou Liu1d6b35c2011-11-22 16:51:13 +0800[diff] [blame]45 u8 watch; /* Watchdog Register,0x1F */
46 u8 pwr_ctl[2]; /* Power Control Register,0x20 */
47 u8 res2[2];
48 u8 pwr_stat[4]; /* Power Status Register,0x24 */
49 u8 res3[8];
50 u8 clk_spd2[2]; /* SYSCLK clock Speed Register,0x30 */
51 u8 res4[2];
52 u8 sclk[3]; /* Clock Configuration Registers,0x34 */
53 u8 res5;
54 u8 dclk[3];
55 u8 res6;
56 u8 clk_dspd[3];
57 u8 res7;
58 u8 rst_ctl; /* Reset Control Register,0x40 */
59 u8 rst_stat; /* Reset Status Register */
60 u8 rst_rsn; /* Reset Reason Register */
61 u8 rst_frc[2]; /* Reset Force Registers,0x43 */
62 u8 res8[11];
63 u8 brdcfg[16]; /* Board Configuration Register,0x50 */
64 u8 dutcfg[16];
65 u8 rcw_ad[2]; /* RCW SRAM Address Registers,0x70 */
66 u8 rcw_data;
67 u8 res9[5];
68 u8 post_ctl;
69 u8 post_stat;
70 u8 post_dat[2];
71 u8 pi_d[4];
72 u8 gpio_io[4];
73 u8 gpio_dir[4];
74 u8 res10[20];
75 u8 rjtag_ctl;
76 u8 rjtag_dat;
77 u8 res11[2];
78 u8 trig_src[4];
79 u8 trig_dst[4];
80 u8 trig_stat;
81 u8 res12[3];
82 u8 trig_ctr[4];
Ed Swarthout12862d72013-03-25 07:40:09 +0000[diff] [blame]83 u8 res13[16];
84 u8 clk_freq[6]; /* Clock Measurement Registers */
85 u8 res_c6[8];
86 u8 clk_base[2]; /* Clock Frequency Base Reg */
Prabhakar Kushwaha768e1202013-09-12 11:11:28 +0530[diff] [blame]87 u8 res_d0[8];
88 u8 cms[2]; /* Core Management Space Address Register, 0xD8 */
89 u8 res_c0[6];
Shengzhou Liu1d6b35c2011-11-22 16:51:13 +0800[diff] [blame]90 u8 aux2[4]; /* Auxiliary Registers,0xE0 */
91 u8 res14[10];
92 u8 aux_ad;
93 u8 aux_da;
94 u8 res15[16];
95};
96
Shengzhou Liu1d6b35c2011-11-22 16:51:13 +0800[diff] [blame]97u8 qixis_read(unsigned int reg);
98void qixis_write(unsigned int reg, u8 value);
Prabhakar Kushwahaa98dcc72012-12-23 19:24:47 +0000[diff] [blame]99u16 qixis_read_minor(void);
100char *qixis_read_time(char *result);
101char *qixis_read_tag(char *buf);
Shaveta Leekha31955b72012-12-23 19:25:35 +0000[diff] [blame]102const char *byte_to_binary_mask(u8 val, u8 mask, char *buf);
Prabhakar Kushwaha5af1fe22013-01-23 17:59:37 +0000[diff] [blame]103#ifdef CONFIG_SYS_I2C_FPGA_ADDR
104u8 qixis_read_i2c(unsigned int reg);
105void qixis_write_i2c(unsigned int reg, u8 value);
106#endif
Shengzhou Liu1d6b35c2011-11-22 16:51:13 +0800[diff] [blame]107
Alison Wangfb87ef42014-12-03 15:00:46 +0800[diff] [blame]108#if defined(CONFIG_QIXIS_I2C_ACCESS) && defined(CONFIG_SYS_I2C_FPGA_ADDR)
109#define QIXIS_READ(reg) qixis_read_i2c(offsetof(struct qixis, reg))
110#define QIXIS_WRITE(reg, value) \
111 qixis_write_i2c(offsetof(struct qixis, reg), value)
112#else
Shengzhou Liu1d6b35c2011-11-22 16:51:13 +0800[diff] [blame]113#define QIXIS_READ(reg) qixis_read(offsetof(struct qixis, reg))
114#define QIXIS_WRITE(reg, value) qixis_write(offsetof(struct qixis, reg), value)
Alison Wangfb87ef42014-12-03 15:00:46 +0800[diff] [blame]115#endif
116
Prabhakar Kushwaha5af1fe22013-01-23 17:59:37 +0000[diff] [blame]117#ifdef CONFIG_SYS_I2C_FPGA_ADDR
118#define QIXIS_READ_I2C(reg) qixis_read_i2c(offsetof(struct qixis, reg))
119#define QIXIS_WRITE_I2C(reg, value) \
120 qixis_write_i2c(offsetof(struct qixis, reg), value)
121#endif
Shengzhou Liu1d6b35c2011-11-22 16:51:13 +0800[diff] [blame]122
Yangbo Lub124f8a2015-04-22 13:57:00 +0800[diff] [blame]123/* Use for SDHC adapter card type identification and operation */
Yangbo Lub124f8a2015-04-22 13:57:00 +0800[diff] [blame]124#define QIXIS_SDID_MASK 0x07
Yangbo Lue1a3cc72020-06-17 18:08:59 +0800[diff] [blame]125
Yangbo Lub124f8a2015-04-22 13:57:00 +0800[diff] [blame]126#define QIXIS_ESDHC_ADAPTER_TYPE_EMMC45 0x1 /* eMMC Card Rev4.5 */
127#define QIXIS_ESDHC_ADAPTER_TYPE_SDMMC_LEGACY 0x2 /* SD/MMC Legacy Card */
128#define QIXIS_ESDHC_ADAPTER_TYPE_EMMC44 0x3 /* eMMC Card Rev4.4 */
129#define QIXIS_ESDHC_ADAPTER_TYPE_RSV 0x4 /* Reserved */
130#define QIXIS_ESDHC_ADAPTER_TYPE_MMC 0x5 /* MMC Card */
131#define QIXIS_ESDHC_ADAPTER_TYPE_SD 0x6 /* SD Card Rev2.0 3.0 */
132#define QIXIS_ESDHC_NO_ADAPTER 0x7 /* No Card is Present*/
Yangbo Luc6799ce2015-09-17 10:27:48 +0800[diff] [blame]133
Yangbo Lue1a3cc72020-06-17 18:08:59 +0800[diff] [blame]134#define QIXIS_SDHC1_S1V3 0x80 /* SDHC1: SDHC1 3.3V power control */
135#define QIXIS_SDHC1_VS 0x30 /* BRDCFG11: route to SDHC1_VS */
136
Yangbo Lub124f8a2015-04-22 13:57:00 +0800[diff] [blame]137#define QIXIS_SDCLKIN 0x08
138#define QIXIS_SDCLKOUT 0x02
Yangbo Lu81eacd62015-09-17 10:27:12 +0800[diff] [blame]139#define QIXIS_DAT5_6_7 0X02
140#define QIXIS_DAT4 0X01
Yangbo Luc6799ce2015-09-17 10:27:48 +0800[diff] [blame]141
142#define QIXIS_EVDD_BY_SDHC_VS 0x0c
Yangbo Lub124f8a2015-04-22 13:57:00 +0800[diff] [blame]143
Shengzhou Liu1d6b35c2011-11-22 16:51:13 +0800[diff] [blame]144#endif