blob: 725da838b816fa91075e59dd101c0a4e56ccdb33 [file] [log] [blame]
Vikas Manocha33913c52014-11-18 10:42:22 -08001/*
2 * (C) Copyright 2014
3 * Vikas Manocha, ST Micoelectronics, vikas.manocha@st.com.
4 *
5 * SPDX-License-Identifier: GPL-2.0+
6 */
7
8#ifndef __ASM_ARM_ARCH_PERIPH_H
9#define __ASM_ARM_ARCH_PERIPH_H
10
11/*
12 * Peripherals required for pinmux configuration. List will
13 * grow with support for more devices getting added.
14 * Numbering based on interrupt table.
15 *
16 */
17enum periph_id {
18 UART_GPIOC_30_31 = 0,
19 UART_GPIOB_16_17,
Vikas Manocha32b9e712014-11-18 10:42:23 -080020 ETH_GPIOB_10_31_C_0_4,
Vikas Manocha20cdba52015-07-02 18:29:40 -070021 QSPI_CS_CLK_PAD,
Vikas Manocha33913c52014-11-18 10:42:22 -080022 PERIPH_ID_I2C0,
23 PERIPH_ID_I2C1,
24 PERIPH_ID_I2C2,
25 PERIPH_ID_I2C3,
26 PERIPH_ID_I2C4,
27 PERIPH_ID_I2C5,
28 PERIPH_ID_I2C6,
29 PERIPH_ID_I2C7,
30 PERIPH_ID_SPI0,
31 PERIPH_ID_SPI1,
32 PERIPH_ID_SPI2,
33 PERIPH_ID_SDMMC0,
34 PERIPH_ID_SDMMC1,
35 PERIPH_ID_SDMMC2,
36 PERIPH_ID_SDMMC3,
37 PERIPH_ID_I2S1,
38};
39
40enum periph_clock {
41 UART_CLOCK_CFG = 0,
42 ETH_CLOCK_CFG,
Vikas Manocha20cdba52015-07-02 18:29:40 -070043 QSPI_CLOCK_CFG,
Vikas Manocha33913c52014-11-18 10:42:22 -080044};
45
46#endif /* __ASM_ARM_ARCH_PERIPH_H */