blob: ef8f7249574d6cc4ee1a663127addd5b64e8986d [file] [log] [blame]
wdenkbb1b8262003-03-27 12:09:35 +00001/*
wdenk8d5d28a2005-04-02 22:37:54 +00002 * (C) Copyright 2003-2005
wdenkbb1b8262003-03-27 12:09:35 +00003 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
4 *
5 * See file CREDITS for list of people who contributed to this
6 * project.
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21 * MA 02111-1307 USA
22 */
23
24/*
25 * This file contains the configuration parameters for the INCA-IP board.
26 */
27
28#ifndef __CONFIG_H
29#define __CONFIG_H
30
31#define CONFIG_MIPS32 1 /* MIPS 4Kc CPU core */
32#define CONFIG_INCA_IP 1 /* on a INCA-IP Board */
33
wdenk5d841732003-08-17 18:55:18 +000034#ifndef CPU_CLOCK_RATE
wdenk92bbe3f2003-04-20 14:04:18 +000035/* allowed values: 100000000, 133000000, and 150000000 */
wdenk41d153a2004-01-06 11:32:21 +000036#define CPU_CLOCK_RATE 150000000 /* default: 150 MHz clock for the MIPS core */
wdenk5d841732003-08-17 18:55:18 +000037#endif
wdenkbb1b8262003-03-27 12:09:35 +000038
wdenk67f13362003-12-27 19:24:54 +000039#define INFINEON_EBU_BOOTCFG 0x40C4 /* CMULT = 8 */
wdenkbb1b8262003-03-27 12:09:35 +000040
wdenkb02744a2003-04-05 00:53:31 +000041#define CONFIG_BOOTDELAY 5 /* autoboot after 5 seconds */
wdenkbb1b8262003-03-27 12:09:35 +000042
wdenkb02744a2003-04-05 00:53:31 +000043#define CONFIG_BAUDRATE 115200
wdenkbb1b8262003-03-27 12:09:35 +000044
45/* valid baudrates */
46#define CFG_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 }
47
wdenkb02744a2003-04-05 00:53:31 +000048#define CONFIG_TIMESTAMP /* Print image info with timestamp */
49
50#define CONFIG_PREBOOT "echo;" \
51 "echo Type \"run flash_nfs\" to mount root filesystem over NFS;" \
52 "echo"
53
54#undef CONFIG_BOOTARGS
55
56#define CONFIG_EXTRA_ENV_SETTINGS \
57 "nfsargs=setenv bootargs root=/dev/nfs rw " \
Wolfgang Denk86eb3b72005-11-20 21:40:11 +010058 "nfsroot=${serverip}:${rootpath}\0" \
wdenkb02744a2003-04-05 00:53:31 +000059 "ramargs=setenv bootargs root=/dev/ram rw\0" \
Wolfgang Denk86eb3b72005-11-20 21:40:11 +010060 "addip=setenv bootargs ${bootargs} " \
61 "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}" \
62 ":${hostname}:${netdev}:off\0" \
63 "addmisc=setenv bootargs ${bootargs} " \
64 "console=ttyS0,${baudrate} " \
65 "ethaddr=${ethaddr} " \
wdenkb02744a2003-04-05 00:53:31 +000066 "panic=1\0" \
67 "flash_nfs=run nfsargs addip addmisc;" \
Wolfgang Denk86eb3b72005-11-20 21:40:11 +010068 "bootm ${kernel_addr}\0" \
wdenkb02744a2003-04-05 00:53:31 +000069 "flash_self=run ramargs addip addmisc;" \
Wolfgang Denk86eb3b72005-11-20 21:40:11 +010070 "bootm ${kernel_addr} ${ramdisk_addr}\0" \
71 "net_nfs=tftp 80500000 ${bootfile};" \
wdenkb02744a2003-04-05 00:53:31 +000072 "run nfsargs addip addmisc;bootm\0" \
73 "rootpath=/opt/eldk/mips_4KC\0" \
74 "bootfile=/tftpboot/INCA/uImage\0" \
75 "kernel_addr=B0040000\0" \
76 "ramdisk_addr=B0100000\0" \
77 "u-boot=/tftpboot/INCA/u-boot.bin\0" \
Wolfgang Denk86eb3b72005-11-20 21:40:11 +010078 "load=tftp 80500000 ${u-boot}\0" \
wdenkb02744a2003-04-05 00:53:31 +000079 "update=protect off 1:0-2;era 1:0-2;" \
Wolfgang Denk86eb3b72005-11-20 21:40:11 +010080 "cp.b 80500000 B0000000 ${filesize}\0" \
wdenkb02744a2003-04-05 00:53:31 +000081 ""
82#define CONFIG_BOOTCOMMAND "run flash_self"
83
Jon Loeliger860435b2007-07-04 22:32:32 -050084
85/*
86 * Command line configuration.
87 */
88#include <config_cmd_default.h>
89
90#define CONFIG_CMD_ASKENV
91#define CONFIG_CMD_DHCP
92#define CONFIG_CMD_ELF
93#define CONFIG_CMD_JFFS2
94#define CONFIG_CMD_NFS
95#define CONFIG_CMD_PING
96#define CONFIG_CMD_SNTP
97
wdenkbb1b8262003-03-27 12:09:35 +000098
99/*
100 * Miscellaneous configurable options
101 */
102#define CFG_LONGHELP /* undef to save memory */
103#define CFG_PROMPT "INCA-IP # " /* Monitor Command Prompt */
104#define CFG_CBSIZE 256 /* Console I/O Buffer Size */
105#define CFG_PBSIZE (CFG_CBSIZE+sizeof(CFG_PROMPT)+16) /* Print Buffer Size */
wdenkbb1b8262003-03-27 12:09:35 +0000106#define CFG_MAXARGS 16 /* max number of command args*/
107
wdenkb02744a2003-04-05 00:53:31 +0000108#define CFG_MALLOC_LEN 128*1024
109
110#define CFG_BOOTPARAMS_LEN 128*1024
111
wdenk67f13362003-12-27 19:24:54 +0000112#define CFG_HZ (incaip_get_cpuclk() / 2)
wdenkb02744a2003-04-05 00:53:31 +0000113
114#define CFG_SDRAM_BASE 0x80000000
115
wdenkbb1b8262003-03-27 12:09:35 +0000116#define CFG_LOAD_ADDR 0x80100000 /* default load address */
117
wdenkb02744a2003-04-05 00:53:31 +0000118#define CFG_MEMTEST_START 0x80100000
wdenkbb1b8262003-03-27 12:09:35 +0000119#define CFG_MEMTEST_END 0x80800000
120
121/*-----------------------------------------------------------------------
122 * FLASH and environment organization
123 */
124#define CFG_MAX_FLASH_BANKS 2 /* max number of memory banks */
125#define CFG_MAX_FLASH_SECT (128) /* max number of sectors on one chip */
126
127#define PHYS_FLASH_1 0xb0000000 /* Flash Bank #1 */
128#define PHYS_FLASH_2 0xb0800000 /* Flash Bank #2 */
129
130/* The following #defines are needed to get flash environment right */
131#define CFG_MONITOR_BASE TEXT_BASE
132#define CFG_MONITOR_LEN (192 << 10)
133
134#define CFG_INIT_SP_OFFSET 0x400000
135
136#define CFG_FLASH_BASE PHYS_FLASH_1
137
138/* timeout values are in ticks */
139#define CFG_FLASH_ERASE_TOUT (2 * CFG_HZ) /* Timeout for Flash Erase */
140#define CFG_FLASH_WRITE_TOUT (2 * CFG_HZ) /* Timeout for Flash Write */
141
142#define CFG_ENV_IS_IN_FLASH 1
143
144/* Address and size of Primary Environment Sector */
145#define CFG_ENV_ADDR 0xB0030000
146#define CFG_ENV_SIZE 0x10000
147
148#define CONFIG_FLASH_16BIT
149
150#define CONFIG_NR_DRAM_BANKS 1
151
152#define CONFIG_INCA_IP_SWITCH
153#define CONFIG_NET_MULTI
wdenkdb82c8e2004-02-26 23:01:04 +0000154#define CONFIG_INCA_IP_SWITCH_AMDIX
wdenkbb1b8262003-03-27 12:09:35 +0000155
Wolfgang Denk47f57792005-08-08 01:03:24 +0200156/*
157 * JFFS2 partitions
158 */
159/* No command line, one static partition, use all space on the device */
160#undef CONFIG_JFFS2_CMDLINE
161#define CONFIG_JFFS2_DEV "nor1"
162#define CONFIG_JFFS2_PART_SIZE 0xFFFFFFFF
163#define CONFIG_JFFS2_PART_OFFSET 0x00000000
164
165/* mtdparts command line support */
166/*
167#define CONFIG_JFFS2_CMDLINE
168#define MTDIDS_DEFAULT "nor0=INCA-IP Bank 0"
169#define MTDPARTS_DEFAULT "mtdparts=INCA-IP Bank 0:192k(uboot)," \
170 "64k(env)," \
171 "768k(linux)," \
172 "1m@3m(rootfs)," \
173 "768k(linux2)," \
174 "3m@5m(rootfs2)"
175*/
wdenkdf28aa02003-12-12 00:02:26 +0000176
wdenkbb1b8262003-03-27 12:09:35 +0000177/*-----------------------------------------------------------------------
178 * Cache Configuration
179 */
180#define CFG_DCACHE_SIZE 4096
181#define CFG_ICACHE_SIZE 4096
182#define CFG_CACHELINE_SIZE 16
183
184#endif /* __CONFIG_H */