blob: 1144ca2896e336374a9f62850d8a152be90cd22c [file] [log] [blame]
Tom Rini53633a82024-02-29 12:33:36 -05001# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
2%YAML 1.2
3---
4$id: http://devicetree.org/schemas/pinctrl/intel,lgm-io.yaml#
5$schema: http://devicetree.org/meta-schemas/core.yaml#
6
7title: Intel Lightning Mountain SoC pinmux & GPIO controller
8
9maintainers:
10 - Rahul Tanwar <rahul.tanwar@linux.intel.com>
11
12description: |
13 Pinmux & GPIO controller controls pin multiplexing & configuration including
14 GPIO function selection & GPIO attributes configuration.
15
16properties:
17 compatible:
18 const: intel,lgm-io
19
20 reg:
21 maxItems: 1
22
23# Client device subnode's properties
24patternProperties:
25 '-pins$':
26 type: object
27 description:
28 Pinctrl node's client devices use subnodes for desired pin configuration.
29 Client device subnodes use below standard properties.
30 $ref: pinmux-node.yaml#
31
32 properties:
33 function: true
34 groups: true
35 pins: true
36 pinmux: true
37 bias-pull-up: true
38 bias-pull-down: true
39 drive-strength: true
40 slew-rate: true
41 drive-open-drain: true
42 output-enable: true
43
44 required:
45 - function
46 - groups
47
48 additionalProperties: false
49
50allOf:
51 - $ref: pinctrl.yaml#
52
53required:
54 - compatible
55 - reg
56
57additionalProperties: false
58
59examples:
60 # Pinmux controller node
61 - |
62 pinctrl: pinctrl@e2880000 {
63 compatible = "intel,lgm-io";
64 reg = <0xe2880000 0x100000>;
65
66 uart0-pins {
67 pins = <64>, /* UART_RX0 */
68 <65>; /* UART_TX0 */
69 function = "CONSOLE_UART0";
70 pinmux = <1>,
71 <1>;
72 groups = "CONSOLE_UART0";
73 };
74 };
75
76...