blob: 4cd0f771462d84f816fa68ecfee01ecd75bbb236 [file] [log] [blame]
Hoan Hoanga13b05b2009-01-18 22:44:17 -05001/*
Bin Meng75574052016-02-05 19:30:11 -08002 * U-Boot - Configuration file for IBF-DSP561 board
Hoan Hoanga13b05b2009-01-18 22:44:17 -05003 */
4
5#ifndef __CONFIG_IBF_DSP561__H__
6#define __CONFIG_IBF_DSP561__H__
7
Mike Frysinger18a407c2009-04-24 17:22:40 -04008#include <asm/config-pre.h>
Hoan Hoanga13b05b2009-01-18 22:44:17 -05009
Hoan Hoanga13b05b2009-01-18 22:44:17 -050010/*
11 * Processor Settings
12 */
Mike Frysinger5b0c1282010-12-23 14:58:37 -050013#define CONFIG_BFIN_CPU bf561-0.5
Hoan Hoanga13b05b2009-01-18 22:44:17 -050014#define CONFIG_BFIN_BOOT_MODE BFIN_BOOT_BYPASS
15
Hoan Hoanga13b05b2009-01-18 22:44:17 -050016/*
17 * Clock Settings
18 * CCLK = (CLKIN * VCO_MULT) / CCLK_DIV
19 * SCLK = (CLKIN * VCO_MULT) / SCLK_DIV
20 */
21/* CONFIG_CLKIN_HZ is any value in Hz */
22#define CONFIG_CLKIN_HZ 25000000
23/* CLKIN_HALF controls the DF bit in PLL_CTL 0 = CLKIN */
24/* 1 = CLKIN / 2 */
25#define CONFIG_CLKIN_HALF 0
26/* PLL_BYPASS controls the BYPASS bit in PLL_CTL 0 = do not bypass */
27/* 1 = bypass PLL */
28#define CONFIG_PLL_BYPASS 0
29/* VCO_MULT controls the MSEL (multiplier) bits in PLL_CTL */
30/* Values can range from 0-63 (where 0 means 64) */
31#define CONFIG_VCO_MULT 24
32/* CCLK_DIV controls the core clock divider */
33/* Values can be 1, 2, 4, or 8 ONLY */
34#define CONFIG_CCLK_DIV 1
35/* SCLK_DIV controls the system clock divider */
36/* Values can range from 1-15 */
37#define CONFIG_SCLK_DIV 5
38
Hoan Hoanga13b05b2009-01-18 22:44:17 -050039/*
40 * Memory Settings
41 */
42#define CONFIG_MEM_ADD_WDTH 9
43#define CONFIG_MEM_SIZE 64
44
45#define CONFIG_EBIU_SDRRC_VAL 0x377
46#define CONFIG_EBIU_SDGCTL_VAL 0x91998d
47#define CONFIG_EBIU_SDBCTL_VAL 0x15
48
49#define CONFIG_EBIU_AMGCTL_VAL 0x3F
50#define CONFIG_EBIU_AMBCTL0_VAL 0x7BB07BB0
51#define CONFIG_EBIU_AMBCTL1_VAL 0xFFC27BB0
52
53#define CONFIG_SYS_MONITOR_LEN (256 * 1024)
54#define CONFIG_SYS_MALLOC_LEN (128 * 1024)
55
Hoan Hoanga13b05b2009-01-18 22:44:17 -050056/*
Hoan Hoang5e6b7542010-05-10 15:38:55 -040057 * Network Settings
58 */
59#define ADI_CMDS_NETWORK 1
Hoan Hoang5e6b7542010-05-10 15:38:55 -040060#define CONFIG_DRIVER_AX88180 1
61#define AX88180_BASE 0x2c000000
62#define CONFIG_HOSTNAME ibf-dsp561
Hoan Hoang5e6b7542010-05-10 15:38:55 -040063
Hoan Hoang5e6b7542010-05-10 15:38:55 -040064/*
Hoan Hoanga13b05b2009-01-18 22:44:17 -050065 * Flash Settings
66 */
67#define CONFIG_SYS_FLASH_CFI /* The flash is CFI compatible */
68#define CONFIG_FLASH_CFI_DRIVER /* Use common CFI driver */
69#define CONFIG_SYS_FLASH_CFI_AMD_RESET
70#define CONFIG_SYS_FLASH_BASE 0x20000000
71#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */
72#define CONFIG_SYS_MAX_FLASH_SECT 135 /* max number of sectors on one chip */
73/* The BF561-EZKIT uses a top boot flash */
74#define CONFIG_ENV_IS_IN_FLASH 1
Mike Frysinger7b06b5e2010-12-23 18:07:01 -050075#define CONFIG_ENV_OFFSET 0x4000
76#define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + CONFIG_ENV_OFFSET)
Hoan Hoanga13b05b2009-01-18 22:44:17 -050077#define CONFIG_ENV_SIZE 0x2000
Sonic Zhang61064dc2015-01-16 12:52:59 +080078#define CONFIG_ENV_SECT_SIZE 0x12000 /* Total Size of Environment Sector */
Hoan Hoanga13b05b2009-01-18 22:44:17 -050079#if (CONFIG_BFIN_BOOT_MODE == BFIN_BOOT_BYPASS)
80#define ENV_IS_EMBEDDED
81#else
Mike Frysinger45b57bd2009-07-21 22:17:36 -040082#define CONFIG_ENV_IS_EMBEDDED_IN_LDR
Hoan Hoanga13b05b2009-01-18 22:44:17 -050083#endif
Mike Frysinger37f48702009-06-14 06:29:07 -040084#ifdef ENV_IS_EMBEDDED
85/* WARNING - the following is hand-optimized to fit within
86 * the sector before the environment sector. If it throws
87 * an error during compilation remove an object here to get
88 * it linked after the configuration sector.
89 */
90# define LDS_BOARD_TEXT \
Masahiro Yamada30a198b2013-11-11 14:36:00 +090091 arch/blackfin/lib/built-in.o (.text*); \
92 arch/blackfin/cpu/built-in.o (.text*); \
Mike Frysinger37f48702009-06-14 06:29:07 -040093 . = DEFINED(env_offset) ? env_offset : .; \
Mike Frysingera0d60412010-11-19 19:28:56 -050094 common/env_embedded.o (.text*);
Mike Frysinger37f48702009-06-14 06:29:07 -040095#endif
Hoan Hoanga13b05b2009-01-18 22:44:17 -050096
Hoan Hoanga13b05b2009-01-18 22:44:17 -050097/*
98 * I2C Settings
99 */
Heiko Schocher479a4cf2013-01-29 08:53:15 +0100100#define CONFIG_SYS_I2C
101#define CONFIG_SYS_I2C_SOFT /* I2C bit-banged */
Mike Frysingerd86e9a72010-06-08 16:22:44 -0400102#define CONFIG_SOFT_I2C_GPIO_SCL GPIO_PF0
103#define CONFIG_SOFT_I2C_GPIO_SDA GPIO_PF1
Hoan Hoanga13b05b2009-01-18 22:44:17 -0500104
Hoan Hoanga13b05b2009-01-18 22:44:17 -0500105/*
106 * Misc Settings
107 */
108#define CONFIG_UART_CONSOLE 0
109
Hoan Hoanga13b05b2009-01-18 22:44:17 -0500110/*
111 * Pull in common ADI header for remaining command/environment setup
112 */
113#include <configs/bfin_adi_common.h>
114
Mike Frysinger18a407c2009-04-24 17:22:40 -0400115#endif