Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 2fbd17c701dbf49724b6d20bafa7a936c50f9f68 / . / configs / ap121_defconfig
blob: af83ef5e9434a84f6e6b7fd533a924feb9c4f8f2 [file] [log] [blame]
Wills Wang8d8d2ed2016-03-16 16:59:59 +0800[diff] [blame]1CONFIG_MIPS=y
Tom Rini07edfae2018-02-03 12:10:38 -0500[diff] [blame]2CONFIG_SYS_TEXT_BASE=0x9F000000
Wills Wang8d8d2ed2016-03-16 16:59:59 +0800[diff] [blame]3CONFIG_SYS_MALLOC_F_LEN=0x2000
Tom Rini5cd7ece2019-11-18 20:02:10 -0500[diff] [blame]4CONFIG_ENV_SIZE=0x10000
5CONFIG_ENV_OFFSET=0x40000
Tom Rini47dece32020-04-28 16:15:47 -0400[diff] [blame]6CONFIG_ENV_SECT_SIZE=0x10000
Tom Rinie0056d72018-06-04 11:57:37 -0400[diff] [blame]7CONFIG_DEBUG_UART_BOARD_INIT=y
8CONFIG_DEBUG_UART_BASE=0xb8020000
9CONFIG_DEBUG_UART_CLOCK=25000000
Wills Wang8d8d2ed2016-03-16 16:59:59 +0800[diff] [blame]10CONFIG_ARCH_ATH79=y
Tom Rini256aa742017-06-19 09:47:40 -0400[diff] [blame]11CONFIG_DEBUG_UART=y
Heiko Schocher0b368b12016-06-07 08:31:14 +0200[diff] [blame]12CONFIG_BOOTDELAY=3
Sam Protsenkobd7bffe2017-08-14 20:22:17 +0300[diff] [blame]13CONFIG_USE_BOOTARGS=y
14CONFIG_BOOTARGS="console=ttyS0,115200 root=/dev/mtdblock2 rootfstype=squashfs"
Lokesh Vutlafbad3702016-10-08 14:41:44 -0400[diff] [blame]15CONFIG_DISPLAY_CPUINFO=y
Simon Glass7a99a872017-01-23 13:31:20 -0700[diff] [blame]16CONFIG_BOARD_EARLY_INIT_F=y
Wills Wang8d8d2ed2016-03-16 16:59:59 +0800[diff] [blame]17CONFIG_SYS_PROMPT="ap121 # "
18# CONFIG_CMD_BDI is not set
19# CONFIG_CMD_CONSOLE is not set
20# CONFIG_CMD_ELF is not set
Wills Wang8d8d2ed2016-03-16 16:59:59 +0800[diff] [blame]21# CONFIG_CMD_XIMG is not set
22# CONFIG_CMD_EXPORTENV is not set
23# CONFIG_CMD_IMPORTENV is not set
24# CONFIG_CMD_EDITENV is not set
25# CONFIG_CMD_CRC32 is not set
Mario Six00518992018-03-28 14:38:14 +0200[diff] [blame]26CONFIG_CMD_MEMTEST=y
Wills Wang8d8d2ed2016-03-16 16:59:59 +0800[diff] [blame]27# CONFIG_CMD_FLASH is not set
Wills Wang8d8d2ed2016-03-16 16:59:59 +0800[diff] [blame]28CONFIG_CMD_SPI=y
Wills Wang56f02192016-05-30 22:54:51 +0800[diff] [blame]29CONFIG_CMD_DHCP=y
30CONFIG_CMD_PING=y
Tom Rinic20bb732017-07-22 18:36:16 -0400[diff] [blame]31CONFIG_CMD_MTDPARTS=y
Tom Rini5ad8e112017-10-22 17:55:07 -0400[diff] [blame]32CONFIG_MTDIDS_DEFAULT="nor0=spi-flash.0"
33CONFIG_MTDPARTS_DEFAULT="mtdparts=spi-flash.0:256k(u-boot),64k(u-boot-env),6144k(rootfs),1600k(uImage),64k(NVRAM),64k(ART)"
Patrick Delaunay21d3bce2017-01-27 11:00:38 +0100[diff] [blame]34# CONFIG_ISO_PARTITION is not set
Tom Rini74060322018-09-03 15:26:12 -0400[diff] [blame]35CONFIG_DEFAULT_DEVICE_TREE="ap121"
Tom Rini5b0b0402017-08-28 07:16:32 -0400[diff] [blame]36CONFIG_ENV_IS_IN_SPI_FLASH=y
Patrick Delaunayf8e932e2019-02-27 15:20:38 +0100[diff] [blame]37CONFIG_USE_ENV_SPI_MAX_HZ=y
38CONFIG_ENV_SPI_MAX_HZ=25000000
Tom Rinica63e712019-11-12 22:46:36 -0500[diff] [blame]39CONFIG_SYS_RELOC_GD_ENV_ADDR=y
Wills Wang56f02192016-05-30 22:54:51 +0800[diff] [blame]40CONFIG_NET_RANDOM_ETHADDR=y
Miquel Raynal803baa22019-10-03 19:50:08 +0200[diff] [blame]41CONFIG_MTD=y
Tom Rinie799f922019-12-04 17:18:38 -0500[diff] [blame]42CONFIG_DM_SPI_FLASH=y
Wills Wang8d8d2ed2016-03-16 16:59:59 +0800[diff] [blame]43CONFIG_SPI_FLASH_ATMEL=y
44CONFIG_SPI_FLASH_EON=y
45CONFIG_SPI_FLASH_GIGADEVICE=y
46CONFIG_SPI_FLASH_MACRONIX=y
47CONFIG_SPI_FLASH_SPANSION=y
48CONFIG_SPI_FLASH_STMICRO=y
49CONFIG_SPI_FLASH_SST=y
50CONFIG_SPI_FLASH_WINBOND=y
51CONFIG_SPI_FLASH_DATAFLASH=y
52CONFIG_SPI_FLASH_MTD=y
Heiko Schocher0b368b12016-06-07 08:31:14 +0200[diff] [blame]53CONFIG_DM_ETH=y
54CONFIG_AG7XXX=y
Wills Wang8d8d2ed2016-03-16 16:59:59 +0800[diff] [blame]55CONFIG_PINCTRL=y
56CONFIG_PINCONF=y
Philipp Tomsicha1dcf3c2017-04-19 16:46:37 +0200[diff] [blame]57CONFIG_PINCTRL_AR933X=y
Tom Riniafea41d2016-09-08 16:11:59 -0400[diff] [blame]58CONFIG_DM_SERIAL=y
Wills Wang8d8d2ed2016-03-16 16:59:59 +0800[diff] [blame]59CONFIG_DEBUG_UART_AR933X=y
Wills Wang8d8d2ed2016-03-16 16:59:59 +0800[diff] [blame]60CONFIG_AR933X_UART=y
Adam Ford4e96ff82018-04-15 13:51:26 -0400[diff] [blame]61CONFIG_SPI=y
Tom Riniafea41d2016-09-08 16:11:59 -0400[diff] [blame]62CONFIG_DM_SPI=y
Wills Wang8d8d2ed2016-03-16 16:59:59 +0800[diff] [blame]63CONFIG_ATH79_SPI=y
Simon Glass264aa5f2017-05-17 03:25:42 -0600[diff] [blame]64CONFIG_LZMA=y