blob: 6e8cd914b34c2f5a46ebcb3790950ca654c38d73 [file] [log] [blame]
Sanchayan Maitycc4d78f2015-04-15 16:24:26 +05301/*
Marcel Ziswilerd92dee52016-11-16 17:49:23 +01002 * Copyright 2015-2016 Toradex, Inc.
Sanchayan Maitycc4d78f2015-04-15 16:24:26 +05303 *
Marcel Ziswilerd92dee52016-11-16 17:49:23 +01004 * Configuration settings for the Toradex VF50/VF61 modules.
Sanchayan Maitycc4d78f2015-04-15 16:24:26 +05305 *
6 * Based on vf610twr.h:
7 * Copyright 2013 Freescale Semiconductor, Inc.
8 *
9 * SPDX-License-Identifier: GPL-2.0+
10 */
11
12#ifndef __CONFIG_H
13#define __CONFIG_H
14
15#include <asm/arch/imx-regs.h>
Sanchayan Maitycc4d78f2015-04-15 16:24:26 +053016
Gong Qianyu52de2e52015-10-26 19:47:42 +080017#define CONFIG_SYS_FSL_CLK
Sanchayan Maitycc4d78f2015-04-15 16:24:26 +053018
Marcel Ziswilerd92dee52016-11-16 17:49:23 +010019#define CONFIG_DISPLAY_BOARDINFO_LATE /* Calls show_board_info() */
Sanchayan Maitycc4d78f2015-04-15 16:24:26 +053020
21#define CONFIG_SKIP_LOWLEVEL_INIT
22
Sanchayan Maitycc4d78f2015-04-15 16:24:26 +053023#ifdef CONFIG_CMD_FUSE
24#define CONFIG_MXC_OCOTP
25#endif
26
Stefan Agner13011752017-04-11 11:12:14 +053027#ifdef CONFIG_VIDEO_FSL_DCU_FB
Stefan Agner13011752017-04-11 11:12:14 +053028#define CONFIG_SPLASH_SCREEN_ALIGN
29#define CONFIG_VIDEO_LOGO
30#define CONFIG_VIDEO_BMP_LOGO
31#define CONFIG_SYS_FSL_DCU_LE
32
33#define CONFIG_SYS_DCU_ADDR DCU0_BASE_ADDR
34#define DCU_LAYER_MAX_NUM 64
35#endif
36
Sanchayan Maitycc4d78f2015-04-15 16:24:26 +053037/* Size of malloc() pool */
38#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + 2 * 1024 * 1024)
39
Sanchayan Maitycc4d78f2015-04-15 16:24:26 +053040/* Allow to overwrite serial and ethaddr */
41#define CONFIG_ENV_OVERWRITE
Marcel Ziswilerd92dee52016-11-16 17:49:23 +010042#define CONFIG_ENV_VARS_UBOOT_CONFIG
Sanchayan Maitycc4d78f2015-04-15 16:24:26 +053043#define CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG
Sanchayan Maitycc4d78f2015-04-15 16:24:26 +053044
45/* NAND support */
46#define CONFIG_CMD_NAND
Stefan Agner4ce682a2015-05-08 19:07:13 +020047#define CONFIG_SYS_NAND_ONFI_DETECTION
Sanchayan Maitycc4d78f2015-04-15 16:24:26 +053048#define CONFIG_SYS_MAX_NAND_DEVICE 1
49#define CONFIG_SYS_NAND_BASE NFC_BASE_ADDR
50
51/* Dynamic MTD partition support */
52#define CONFIG_CMD_MTDPARTS /* Enable 'mtdparts' command line support */
53#define CONFIG_MTD_PARTITIONS
54#define CONFIG_MTD_DEVICE /* needed for mtdparts commands */
55#define MTDIDS_DEFAULT "nand0=vf610_nfc"
56#define MTDPARTS_DEFAULT "mtdparts=vf610_nfc:" \
57 "128k(vf-bcb)ro," \
58 "1408k(u-boot)ro," \
59 "512k(u-boot-env)," \
60 "-(ubi)"
61
Sanchayan Maitycc4d78f2015-04-15 16:24:26 +053062#define CONFIG_FSL_ESDHC
63#define CONFIG_SYS_FSL_ESDHC_ADDR 0
64#define CONFIG_SYS_FSL_ESDHC_NUM 1
65
Sanchayan Maitycc4d78f2015-04-15 16:24:26 +053066#define CONFIG_RBTREE
67#define CONFIG_LZO
Sanchayan Maitycc4d78f2015-04-15 16:24:26 +053068#define CONFIG_CMD_UBIFS /* increases size by almost 60 KB */
69
Sanchayan Maitycc4d78f2015-04-15 16:24:26 +053070#define CONFIG_FEC_MXC
71#define CONFIG_MII
72#define IMX_FEC_BASE ENET1_BASE_ADDR
73#define CONFIG_FEC_XCV_TYPE RMII
74#define CONFIG_FEC_MXC_PHYADDR 0
75#define CONFIG_PHYLIB
76#define CONFIG_PHY_MICREL
77
78#define CONFIG_IPADDR 192.168.10.2
79#define CONFIG_NETMASK 255.255.255.0
80#define CONFIG_SERVERIP 192.168.10.1
81
Sanchayan Maitycc4d78f2015-04-15 16:24:26 +053082#define CONFIG_LOADADDR 0x80008000
83#define CONFIG_FDTADDR 0x84000000
84
85/* We boot from the gfxRAM area of the OCRAM. */
86#define CONFIG_SYS_TEXT_BASE 0x3f408000
87#define CONFIG_BOARD_SIZE_LIMIT 524288
88
89#define SD_BOOTCMD \
90 "sdargs=root=/dev/mmcblk0p2 rw rootwait\0" \
91 "sdboot=run setup; setenv bootargs ${defargs} ${sdargs} ${mtdparts} " \
92 "${setupargs} ${vidargs}; echo Booting from MMC/SD card...; " \
93 "load mmc 0:2 ${kernel_addr_r} /boot/${kernel_file} && " \
94 "load mmc 0:2 ${fdt_addr_r} /boot/${soc}-colibri-${fdt_board}.dtb && " \
Sanchayan Maitya48b4272016-12-02 14:28:27 +053095 "run fdt_fixup && bootz ${kernel_addr_r} - ${fdt_addr_r}\0" \
Sanchayan Maitycc4d78f2015-04-15 16:24:26 +053096
97#define NFS_BOOTCMD \
98 "nfsargs=ip=:::::eth0: root=/dev/nfs\0" \
99 "nfsboot=run setup; " \
100 "setenv bootargs ${defargs} ${nfsargs} ${mtdparts} " \
101 "${setupargs} ${vidargs}; echo Booting from NFS...;" \
102 "dhcp ${kernel_addr_r} && " \
103 "tftp ${fdt_addr_r} ${soc}-colibri-${fdt_board}.dtb && " \
Sanchayan Maitya48b4272016-12-02 14:28:27 +0530104 "run fdt_fixup && bootz ${kernel_addr_r} - ${fdt_addr_r}\0" \
Sanchayan Maitycc4d78f2015-04-15 16:24:26 +0530105
106#define UBI_BOOTCMD \
107 "ubiargs=ubi.mtd=ubi root=ubi0:rootfs rootfstype=ubifs " \
108 "ubi.fm_autoconvert=1\0" \
109 "ubiboot=run setup; " \
110 "setenv bootargs ${defargs} ${ubiargs} ${mtdparts} " \
111 "${setupargs} ${vidargs}; echo Booting from NAND...; " \
Sanchayan Maity27e4e102016-11-25 16:19:17 +0530112 "ubi part ubi && " \
113 "ubi read ${kernel_addr_r} kernel && " \
114 "ubi read ${fdt_addr_r} dtb && " \
Sanchayan Maitya48b4272016-12-02 14:28:27 +0530115 "run fdt_fixup && bootz ${kernel_addr_r} - ${fdt_addr_r}\0" \
Sanchayan Maitycc4d78f2015-04-15 16:24:26 +0530116
117#define CONFIG_BOOTCOMMAND "run ubiboot; run sdboot; run nfsboot"
118
Sanchayan Maity7755e532015-04-17 18:56:42 +0530119#define DFU_ALT_NAND_INFO "vf-bcb part 0,1;u-boot part 0,2;ubi part 0,4"
120
Sanchayan Maitycc4d78f2015-04-15 16:24:26 +0530121#define CONFIG_EXTRA_ENV_SETTINGS \
122 "kernel_addr_r=0x82000000\0" \
123 "fdt_addr_r=0x84000000\0" \
124 "kernel_file=zImage\0" \
125 "fdt_file=${soc}-colibri-${fdt_board}.dtb\0" \
126 "fdt_board=eval-v3\0" \
Sanchayan Maitya48b4272016-12-02 14:28:27 +0530127 "fdt_fixup=;\0" \
Sanchayan Maitycc4d78f2015-04-15 16:24:26 +0530128 "defargs=\0" \
129 "console=ttyLP0\0" \
130 "setup=setenv setupargs " \
131 "console=tty1 console=${console}" \
132 ",${baudrate}n8 ${memargs}\0" \
133 "setsdupdate=mmc rescan && set interface mmc && " \
134 "fatload ${interface} 0:1 ${loadaddr} flash_blk.img && " \
135 "source ${loadaddr}\0" \
136 "setusbupdate=usb start && set interface usb && " \
137 "fatload ${interface} 0:1 ${loadaddr} flash_blk.img && " \
138 "source ${loadaddr}\0" \
139 "setupdate=run setsdupdate || run setusbupdate\0" \
140 "mtdparts=" MTDPARTS_DEFAULT "\0" \
Sanchayan Maity7755e532015-04-17 18:56:42 +0530141 "dfu_alt_info=" DFU_ALT_NAND_INFO "\0" \
Stefan Agner13011752017-04-11 11:12:14 +0530142 "video-mode=dcufb:640x480-16@60,monitor=lcd\0" \
143 "splashpos=m,m\0" \
Sanchayan Maitycc4d78f2015-04-15 16:24:26 +0530144 SD_BOOTCMD \
145 NFS_BOOTCMD \
146 UBI_BOOTCMD
147
148/* Miscellaneous configurable options */
149#define CONFIG_SYS_LONGHELP /* undef to save memory */
Sanchayan Maitycc4d78f2015-04-15 16:24:26 +0530150#undef CONFIG_AUTO_COMPLETE
Sanchayan Maity0d92de42015-06-08 12:40:41 +0530151#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
Sanchayan Maitycc4d78f2015-04-15 16:24:26 +0530152#define CONFIG_SYS_PBSIZE \
153 (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
154#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
155#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
156
Sanchayan Maitycc4d78f2015-04-15 16:24:26 +0530157#define CONFIG_SYS_MEMTEST_START 0x80010000
158#define CONFIG_SYS_MEMTEST_END 0x87C00000
159
160#define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR
161#define CONFIG_SYS_HZ 1000
162#define CONFIG_CMDLINE_EDITING
163
Sanchayan Maitycc4d78f2015-04-15 16:24:26 +0530164/* Physical memory map */
165#define CONFIG_NR_DRAM_BANKS 1
166#define PHYS_SDRAM (0x80000000)
167#define PHYS_SDRAM_SIZE (256 * 1024 * 1024)
168
169#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM
170#define CONFIG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR
171#define CONFIG_SYS_INIT_RAM_SIZE IRAM_SIZE
172
173#define CONFIG_SYS_INIT_SP_OFFSET \
174 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
175#define CONFIG_SYS_INIT_SP_ADDR \
176 (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
177
178/* Environment organization */
Sanchayan Maitycc4d78f2015-04-15 16:24:26 +0530179
180#ifdef CONFIG_ENV_IS_IN_MMC
181#define CONFIG_SYS_MMC_ENV_DEV 0
182#define CONFIG_ENV_OFFSET (12 * 64 * 1024)
183#define CONFIG_ENV_SIZE (8 * 1024)
184#endif
185
186#ifdef CONFIG_ENV_IS_IN_NAND
187#define CONFIG_ENV_SIZE (64 * 2048)
188#define CONFIG_ENV_RANGE (4 * 64 * 2048)
189#define CONFIG_ENV_OFFSET (12 * 64 * 2048)
190#endif
191
Sanchayan Maity7755e532015-04-17 18:56:42 +0530192/* USB Host Support */
Sanchayan Maity7755e532015-04-17 18:56:42 +0530193#define CONFIG_USB_EHCI_VF
194#define CONFIG_USB_MAX_CONTROLLER_COUNT 2
195#define CONFIG_EHCI_HCD_INIT_AFTER_RESET
196
Sanchayan Maity7755e532015-04-17 18:56:42 +0530197/* USB DFU */
Sanchayan Maity7755e532015-04-17 18:56:42 +0530198#define CONFIG_SYS_DFU_DATA_BUF_SIZE (1024 * 1024)
199
200/* USB Storage */
Paul Kocialkowski045d6052015-06-12 19:56:58 +0200201#define CONFIG_USB_FUNCTION_MASS_STORAGE
Sanchayan Maity7755e532015-04-17 18:56:42 +0530202
Sanchayan Maitycc4d78f2015-04-15 16:24:26 +0530203#endif /* __CONFIG_H */