blob: a960eb60028b52e187ecabf04341e2074de53c38 [file] [log] [blame]
Dinh Nguyenad51f7c2012-10-04 06:46:02 +00001/*
2 * Copyright (C) 2012 Altera Corporation <www.altera.com>
3 *
Wolfgang Denkd79de1d2013-07-08 09:37:19 +02004 * SPDX-License-Identifier: GPL-2.0+
Dinh Nguyenad51f7c2012-10-04 06:46:02 +00005 */
6
7#include <common.h>
8#include <asm/arch/reset_manager.h>
9#include <asm/io.h>
10
11#include <netdev.h>
12
13DECLARE_GLOBAL_DATA_PTR;
14
Masahiro Yamada81a689e2014-02-13 18:30:26 +090015#if defined(CONFIG_DISPLAY_CPUINFO)
Dinh Nguyenad51f7c2012-10-04 06:46:02 +000016/*
17 * Print CPU information
18 */
19int print_cpuinfo(void)
20{
21 puts("CPU : Altera SOCFPGA Platform\n");
22 return 0;
23}
Masahiro Yamada81a689e2014-02-13 18:30:26 +090024#endif
Dinh Nguyenad51f7c2012-10-04 06:46:02 +000025
26/*
27 * Print Board information
28 */
29int checkboard(void)
30{
31 puts("BOARD : Altera SOCFPGA Cyclone5 Board\n");
32 return 0;
33}
34
35/*
36 * Initialization function which happen at early stage of c code
37 */
38int board_early_init_f(void)
39{
40 return 0;
41}
42
43/*
44 * Miscellaneous platform dependent initialisations
45 */
46int board_init(void)
47{
48 icache_enable();
49 return 0;
50}
51
52int misc_init_r(void)
53{
54 return 0;
55}
56
57#if defined(CONFIG_SYS_CONSOLE_IS_IN_ENV) && defined(CONFIG_SYS_CONSOLE_OVERWRITE_ROUTINE)
58int overwrite_console(void)
59{
60 return 0;
61}
62#endif
63
64/*
65 * DesignWare Ethernet initialization
66 */
67/* We know all the init functions have been run now */
68int board_eth_init(bd_t *bis)
69{
70 return 0;
71}