Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 2e262c4d264234214dd8effae071205ddf8d2dc0 / . / configs / ot1200_spl_defconfig
blob: 7260305920430c130f96af308a75d5c4c08112b2 [file] [log] [blame]
Masahiro Yamadad5f8fee2015-03-12 13:24:39 +0900[diff] [blame]1CONFIG_ARM=y
Peng Fan62c15d72015-08-07 20:35:24 +0800[diff] [blame]2CONFIG_ARCH_MX6=y
Tom Rini07edfae2018-02-03 12:10:38 -0500[diff] [blame]3CONFIG_SYS_TEXT_BASE=0x17800000
Simon Glass0bdfc3e2016-09-12 23:18:39 -0600[diff] [blame]4CONFIG_SPL_GPIO_SUPPORT=y
Simon Glassf2a89462016-09-12 23:18:41 -0600[diff] [blame]5CONFIG_SPL_LIBCOMMON_SUPPORT=y
Simon Glassb16c92c2016-09-12 23:18:43 -0600[diff] [blame]6CONFIG_SPL_LIBGENERIC_SUPPORT=y
Tom Rini2e262c42020-08-10 15:31:07 -0400[diff] [blame^]7CONFIG_NR_DRAM_BANKS=1
Tom Rini5cd7ece2019-11-18 20:02:10 -0500[diff] [blame]8CONFIG_ENV_SIZE=0x10000
9CONFIG_ENV_OFFSET=0x100000
Tom Rini47dece32020-04-28 16:15:47 -0400[diff] [blame]10CONFIG_ENV_SECT_SIZE=0x10000
11CONFIG_SYS_SPI_U_BOOT_OFFS=0x10000
12CONFIG_TARGET_OT1200=y
Tom Rini0332a1a2020-07-06 13:54:25 -0400[diff] [blame]13CONFIG_SPL_TEXT_BASE=0x00908000
Tom Rinif6e6e1a2020-01-22 13:38:00 -0500[diff] [blame]14CONFIG_SPL_SERIAL_SUPPORT=y
Tom Rinie0056d72018-06-04 11:57:37 -0400[diff] [blame]15CONFIG_SPL=y
Simon Glass219d6122016-09-12 23:18:57 -0600[diff] [blame]16CONFIG_SPL_SPI_FLASH_SUPPORT=y
Simon Glassb24fdca2016-09-12 23:18:58 -0600[diff] [blame]17CONFIG_SPL_SPI_SUPPORT=y
Stefano Babic33731bc2017-06-29 10:16:06 +0200[diff] [blame]18CONFIG_SYS_EXTRA_OPTIONS="IMX_CONFIG=arch/arm/mach-imx/spl_sd.cfg,MX6Q"
Tom Rinib937b2e2016-06-13 09:45:14 -0400[diff] [blame]19CONFIG_BOOTDELAY=3
Simon Glass4be229d2019-07-20 20:51:14 -0600[diff] [blame]20CONFIG_USE_PREBOOT=y
Adam Ford58dbf862018-02-06 07:58:59 -0600[diff] [blame]21CONFIG_SUPPORT_RAW_INITRD=y
Adam Ford10541762018-07-29 13:13:29 -0500[diff] [blame]22CONFIG_MISC_INIT_R=y
Philipp Tomsichb3027472018-11-30 22:13:25 +0100[diff] [blame]23CONFIG_BOUNCE_BUFFER=y
Simon Glass7a99a872017-01-23 13:31:20 -0700[diff] [blame]24CONFIG_BOARD_EARLY_INIT_F=y
Tom Rini9834b902017-03-13 13:48:42 -0400[diff] [blame]25CONFIG_SPL_I2C_SUPPORT=y
Marek Vasute2542252018-04-07 16:05:27 +0200[diff] [blame]26CONFIG_SPL_SPI_LOAD=y
Tom Rinie0056d72018-06-04 11:57:37 -0400[diff] [blame]27CONFIG_SPL_WATCHDOG_SUPPORT=y
Tom Rinif852e732016-04-21 21:37:19 -0400[diff] [blame]28CONFIG_HUSH_PARSER=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]29CONFIG_CMD_BOOTZ=y
Tom Rini78873cd2017-08-14 19:58:53 -0400[diff] [blame]30CONFIG_CMD_GPIO=y
31CONFIG_CMD_I2C=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]32CONFIG_CMD_MMC=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]33CONFIG_CMD_SF=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]34CONFIG_CMD_USB=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]35CONFIG_CMD_DHCP=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]36CONFIG_CMD_MII=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]37CONFIG_CMD_PING=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]38CONFIG_CMD_CACHE=y
39CONFIG_CMD_EXT2=y
40CONFIG_CMD_EXT4=y
41CONFIG_CMD_EXT4_WRITE=y
42CONFIG_CMD_FAT=y
43CONFIG_CMD_FS_GENERIC=y
Adam Ford710966e2020-07-03 06:48:56 -0500[diff] [blame]44CONFIG_ENV_OVERWRITE=y
Tom Rini5b0b0402017-08-28 07:16:32 -0400[diff] [blame]45CONFIG_ENV_IS_IN_SPI_FLASH=y
Tom Rinica63e712019-11-12 22:46:36 -0500[diff] [blame]46CONFIG_SYS_RELOC_GD_ENV_ADDR=y
Tom Rinice34f5d2017-07-24 21:10:06 -0400[diff] [blame]47CONFIG_DM=y
Tuomas Tynkkynen745edca2017-12-08 15:36:18 +0200[diff] [blame]48CONFIG_DWC_AHSATA=y
Simon Glassa9e7f2c2017-08-04 16:34:32 -0600[diff] [blame]49CONFIG_CMD_PCA953X=y
Adam Ford01836582019-08-14 07:23:43 -0500[diff] [blame]50CONFIG_FSL_USDHC=y
Joe Hershberger17491a82015-06-22 16:15:29 -0500[diff] [blame]51CONFIG_SPI_FLASH=y
Patrick Delaunay0df81042019-02-27 15:20:36 +0100[diff] [blame]52CONFIG_SF_DEFAULT_BUS=2
53CONFIG_SF_DEFAULT_MODE=0
54CONFIG_SF_DEFAULT_SPEED=25000000
Bin Meng27f5b192015-11-25 05:34:54 -0800[diff] [blame]55CONFIG_SPI_FLASH_MACRONIX=y
56CONFIG_SPI_FLASH_STMICRO=y
57CONFIG_SPI_FLASH_SST=y
58CONFIG_SPI_FLASH_WINBOND=y
Alexandru Gagniucd83e98c2017-08-01 17:19:59 -0700[diff] [blame]59CONFIG_PHYLIB=y
Tom Rini5d154192020-04-24 15:35:53 -0400[diff] [blame]60CONFIG_PHY_SMSC=y
Adam Ford53705472018-07-20 23:03:57 -0500[diff] [blame]61CONFIG_MII=y
Tom Rinid0193802020-06-09 10:46:46 -0400[diff] [blame]62CONFIG_MXC_UART=y
Adam Ford4e96ff82018-04-15 13:51:26 -0400[diff] [blame]63CONFIG_SPI=y
Tuomas Tynkkynend3958792018-02-07 02:42:19 +0200[diff] [blame]64CONFIG_MXC_SPI=y
Christian Gmeiner2f1d2412017-06-08 09:37:26 +0200[diff] [blame]65CONFIG_DM_THERMAL=y
Tom Rini6e9cb112016-09-08 16:31:26 -0400[diff] [blame]66CONFIG_USB=y
67CONFIG_USB_STORAGE=y
Simon Glassa66c5412016-02-22 22:55:42 -0700[diff] [blame]68CONFIG_OF_LIBFDT=y