Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 2e18ff2b7a2dffe034ddcf4588813dd88a8e9d8b / . / board / cray / L1 / u-boot.lds.debug
blob: 890f592e9baf450847c990b898fcca10c7833935 [file] [log] [blame]
wdenkefee1702002-07-20 20:14:13 +0000[diff] [blame]1/*
2 * (C) Copyright 2000
3 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
4 *
Wolfgang Denkd79de1d2013-07-08 09:37:19 +0200[diff] [blame]5 * SPDX-License-Identifier: GPL-2.0+
wdenkefee1702002-07-20 20:14:13 +0000[diff] [blame]6 */
7
8OUTPUT_ARCH(powerpc)
wdenkefee1702002-07-20 20:14:13 +0000[diff] [blame]9/* Do we need any of these for elf?
10 __DYNAMIC = 0; */
11SECTIONS
12{
13 /* Read-only sections, merged into text segment: */
14 . = + SIZEOF_HEADERS;
15 .interp : { *(.interp) }
16 .hash : { *(.hash) }
17 .dynsym : { *(.dynsym) }
18 .dynstr : { *(.dynstr) }
19 .rel.text : { *(.rel.text) }
Wolfgang Denka1be4762008-05-20 16:00:29 +0200[diff] [blame]20 .rela.text : { *(.rela.text) }
wdenkefee1702002-07-20 20:14:13 +0000[diff] [blame]21 .rel.data : { *(.rel.data) }
Wolfgang Denka1be4762008-05-20 16:00:29 +0200[diff] [blame]22 .rela.data : { *(.rela.data) }
23 .rel.rodata : { *(.rel.rodata) }
24 .rela.rodata : { *(.rela.rodata) }
wdenkefee1702002-07-20 20:14:13 +0000[diff] [blame]25 .rel.got : { *(.rel.got) }
26 .rela.got : { *(.rela.got) }
27 .rel.ctors : { *(.rel.ctors) }
28 .rela.ctors : { *(.rela.ctors) }
29 .rel.dtors : { *(.rel.dtors) }
30 .rela.dtors : { *(.rela.dtors) }
31 .rel.bss : { *(.rel.bss) }
32 .rela.bss : { *(.rela.bss) }
33 .rel.plt : { *(.rel.plt) }
34 .rela.plt : { *(.rela.plt) }
35 .init : { *(.init) }
36 .plt : { *(.plt) }
37 .text :
38 {
39 /* WARNING - the following is hand-optimized to fit within */
40 /* the sector layout of our flash chips! XXX FIXME XXX */
41
42 mpc8xx/start.o (.text)
43 common/dlmalloc.o (.text)
Peter Tyser685b7f52010-04-12 22:28:05 -0500[diff] [blame]44 lib/vsprintf.o (.text)
45 lib/crc32.o (.text)
Stefan Roese88fbf932010-04-15 16:07:28 +0200[diff] [blame]46 arch/powerpc/lib/extable.o (.text)
wdenkefee1702002-07-20 20:14:13 +0000[diff] [blame]47
Jean-Christophe PLAGNIOL-VILLARD4436c1e2008-09-10 22:48:01 +0200[diff] [blame]48 common/env_embedded.o(.text)
wdenkefee1702002-07-20 20:14:13 +0000[diff] [blame]49
50 *(.text)
wdenkefee1702002-07-20 20:14:13 +0000[diff] [blame]51 *(.got1)
52 }
53 _etext = .;
54 PROVIDE (etext = .);
55 .rodata :
56 {
57 *(.rodata)
58 *(.rodata1)
Wolfgang Denkaaa7c002005-12-12 16:06:05 +0100[diff] [blame]59 *(.rodata.str1.4)
60 *(.eh_frame)
wdenkefee1702002-07-20 20:14:13 +0000[diff] [blame]61 }
62 .fini : { *(.fini) } =0
63 .ctors : { *(.ctors) }
64 .dtors : { *(.dtors) }
65
66 /* Read-write section, merged into data segment: */
67 . = (. + 0x0FFF) & 0xFFFFF000;
68 _erotext = .;
69 PROVIDE (erotext = .);
70 .reloc :
71 {
72 *(.got)
73 _GOT2_TABLE_ = .;
74 *(.got2)
75 _FIXUP_TABLE_ = .;
76 *(.fixup)
77 }
78 __got2_entries = (_FIXUP_TABLE_ - _GOT2_TABLE_) >>2;
79 __fixup_entries = (. - _FIXUP_TABLE_)>>2;
80
81 .data :
82 {
83 *(.data)
84 *(.data1)
85 *(.sdata)
86 *(.sdata2)
87 *(.dynamic)
88 CONSTRUCTORS
89 }
90 _edata = .;
91 PROVIDE (edata = .);
92
wdenk57b2d802003-06-27 21:31:46 +0000[diff] [blame]93
Marek Vasut607092a2012-10-12 10:27:03 +0000[diff] [blame]94 . = ALIGN(4);
95 .u_boot_list : {
Albert ARIBAUDc24895e2013-02-25 00:59:00 +0000[diff] [blame]96 KEEP(*(SORT(.u_boot_list*)));
Marek Vasut607092a2012-10-12 10:27:03 +0000[diff] [blame]97 }
98
wdenk57b2d802003-06-27 21:31:46 +0000[diff] [blame]99
wdenkefee1702002-07-20 20:14:13 +0000[diff] [blame]100 __start___ex_table = .;
101 __ex_table : { *(__ex_table) }
102 __stop___ex_table = .;
103
104 . = ALIGN(4096);
105 __init_begin = .;
106 .text.init : { *(.text.init) }
107 .data.init : { *(.data.init) }
108 . = ALIGN(4096);
109 __init_end = .;
110
111 __bss_start = .;
112 .bss :
113 {
114 *(.sbss) *(.scommon)
115 *(.dynbss)
116 *(.bss)
117 *(COMMON)
118 }
Albert ARIBAUD0198f9d2013-03-30 00:19:53 +0000[diff] [blame]119 __bss_end = . ;
wdenkefee1702002-07-20 20:14:13 +0000[diff] [blame]120 PROVIDE (end = .);
121}