Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 2c7a8d46231b46641ecc3af10e9901666680f9b3 / . / configs / rock960-rk3399_defconfig
blob: 7413e4bf4c7420f1e11f43296ce20313e6395a57 [file] [log] [blame]
Manivannan Sadhasivamc9673952018-09-28 00:33:00 +0530[diff] [blame]1CONFIG_ARM=y
2CONFIG_ARCH_ROCKCHIP=y
3CONFIG_SYS_TEXT_BASE=0x00200000
Manivannan Sadhasivamc9673952018-09-28 00:33:00 +0530[diff] [blame]4CONFIG_ROCKCHIP_RK3399=y
5CONFIG_ROCKCHIP_SPL_RESERVE_IRAM=0x4000
6CONFIG_TARGET_ROCK960_RK3399=y
Tom Rinic9285bf2019-04-29 15:54:04 -0400[diff] [blame]7CONFIG_SPL_STACK_R_ADDR=0x80000
Manivannan Sadhasivamc9673952018-09-28 00:33:00 +0530[diff] [blame]8CONFIG_DEBUG_UART_BASE=0xFF1A0000
9CONFIG_DEBUG_UART_CLOCK=24000000
Manivannan Sadhasivamc9673952018-09-28 00:33:00 +0530[diff] [blame]10CONFIG_DEBUG_UART=y
Manivannan Sadhasivamc9673952018-09-28 00:33:00 +0530[diff] [blame]11CONFIG_DEFAULT_FDT_FILE="rockchip/rk3399-rock960.dtb"
Manivannan Sadhasivamc9673952018-09-28 00:33:00 +0530[diff] [blame]12# CONFIG_DISPLAY_CPUINFO is not set
13CONFIG_DISPLAY_BOARDINFO_LATE=y
Simon Goldschmidtcc4078c2018-09-30 14:31:53 +0200[diff] [blame]14CONFIG_SPL_TEXT_BASE=0xff8c2000
Manivannan Sadhasivamc9673952018-09-28 00:33:00 +0530[diff] [blame]15CONFIG_SPL_STACK_R=y
16CONFIG_SPL_STACK_R_MALLOC_SIMPLE_LEN=0x4000
Tom Rini929ea652019-01-07 17:46:19 -0500[diff] [blame]17CONFIG_SYS_PROMPT="rock960 => "
Manivannan Sadhasivamc9673952018-09-28 00:33:00 +0530[diff] [blame]18CONFIG_CMD_BOOTZ=y
19CONFIG_CMD_GPT=y
20CONFIG_CMD_MMC=y
Manivannan Sadhasivamc9673952018-09-28 00:33:00 +0530[diff] [blame]21CONFIG_CMD_USB=y
22# CONFIG_CMD_SETEXPR is not set
23CONFIG_CMD_TIME=y
Tom Rini2c7a8d42019-08-14 08:11:27 -0400[diff] [blame^]24CONFIG_CMD_PMIC=y
25CONFIG_CMD_REGULATOR=y
Manivannan Sadhasivamc9673952018-09-28 00:33:00 +0530[diff] [blame]26CONFIG_SPL_OF_CONTROL=y
Tom Rini929ea652019-01-07 17:46:19 -0500[diff] [blame]27CONFIG_DEFAULT_DEVICE_TREE="rk3399-rock960"
Manivannan Sadhasivamc9673952018-09-28 00:33:00 +0530[diff] [blame]28CONFIG_OF_SPL_REMOVE_PROPS="pinctrl-0 pinctrl-names clock-names interrupt-parent assigned-clocks assigned-clock-rates assigned-clock-parents"
29CONFIG_ENV_IS_IN_MMC=y
Manivannan Sadhasivamc9673952018-09-28 00:33:00 +0530[diff] [blame]30CONFIG_ROCKCHIP_GPIO=y
31CONFIG_SYS_I2C_ROCKCHIP=y
32CONFIG_MMC_DW=y
33CONFIG_MMC_DW_ROCKCHIP=y
34CONFIG_MMC_SDHCI=y
Peter Robinsonc9099d02019-07-01 17:05:52 +0100[diff] [blame]35CONFIG_MMC_SDHCI_SDMA=y
Manivannan Sadhasivamc9673952018-09-28 00:33:00 +0530[diff] [blame]36CONFIG_MMC_SDHCI_ROCKCHIP=y
Tom Rini2c7a8d42019-08-14 08:11:27 -0400[diff] [blame^]37CONFIG_DM_ETH=y
Manivannan Sadhasivamc9673952018-09-28 00:33:00 +0530[diff] [blame]38CONFIG_PMIC_RK8XX=y
39CONFIG_REGULATOR_PWM=y
Manivannan Sadhasivamc9673952018-09-28 00:33:00 +0530[diff] [blame]40CONFIG_REGULATOR_RK8XX=y
41CONFIG_PWM_ROCKCHIP=y
Tom Rini929ea652019-01-07 17:46:19 -0500[diff] [blame]42CONFIG_BAUDRATE=1500000
43CONFIG_DEBUG_UART_SHIFT=2
Manivannan Sadhasivamc9673952018-09-28 00:33:00 +0530[diff] [blame]44CONFIG_SYSRESET=y
45CONFIG_USB=y
Tom Rini2c7a8d42019-08-14 08:11:27 -0400[diff] [blame^]46CONFIG_USB_XHCI_HCD=y
47CONFIG_USB_XHCI_DWC3=y
48# CONFIG_USB_XHCI_ROCKCHIP is not set
Manivannan Sadhasivamc9673952018-09-28 00:33:00 +0530[diff] [blame]49CONFIG_USB_EHCI_HCD=y
50CONFIG_USB_EHCI_GENERIC=y
Manivannan Sadhasivamc9673952018-09-28 00:33:00 +0530[diff] [blame]51CONFIG_ROCKCHIP_USB2_PHY=y
Peter Robinson070d0492019-07-01 17:05:53 +0100[diff] [blame]52CONFIG_USB_HOST_ETHER=y
Peter Robinson070d0492019-07-01 17:05:53 +0100[diff] [blame]53CONFIG_USB_ETHER_ASIX=y
Tom Rini2c7a8d42019-08-14 08:11:27 -0400[diff] [blame^]54CONFIG_USB_ETHER_ASIX88179=y
Peter Robinson070d0492019-07-01 17:05:53 +0100[diff] [blame]55CONFIG_USB_ETHER_MCS7830=y
56CONFIG_USB_ETHER_RTL8152=y
57CONFIG_USB_ETHER_SMSC95XX=y
Manivannan Sadhasivamc9673952018-09-28 00:33:00 +0530[diff] [blame]58CONFIG_ERRNO_STR=y