Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 2aa46c017e33b81ad6f8da2810eb0b9612e23f67 / . / configs / chromebook_jerry_defconfig
blob: 2da4b6cdb84fd705cd5c637ccf1bc9132d5e7836 [file] [log] [blame]
Simon Glass9d5d1cc2015-08-30 16:55:42 -0600[diff] [blame]1CONFIG_ARM=y
2CONFIG_ARCH_ROCKCHIP=y
3CONFIG_SYS_MALLOC_F_LEN=0x2000
Simon Glass9b538332016-09-12 23:18:40 -0600[diff] [blame]4CONFIG_SPL_I2C_SUPPORT=y
Simon Glassbd58f1d2016-09-12 23:18:44 -0600[diff] [blame]5# CONFIG_SPL_MMC_SUPPORT is not set
Simon Glass0d7c7e02016-09-12 23:18:54 -0600[diff] [blame]6CONFIG_SPL_POWER_SUPPORT=y
Simon Glass9d5d1cc2015-08-30 16:55:42 -0600[diff] [blame]7CONFIG_ROCKCHIP_RK3288=y
8CONFIG_TARGET_CHROMEBOOK_JERRY=y
Simon Glass94906e42016-01-21 19:45:17 -0700[diff] [blame]9CONFIG_ROCKCHIP_FAST_SPL=y
Simon Glass219d6122016-09-12 23:18:57 -0600[diff] [blame]10CONFIG_SPL_SPI_FLASH_SUPPORT=y
Simon Glassb24fdca2016-09-12 23:18:58 -0600[diff] [blame]11CONFIG_SPL_SPI_SUPPORT=y
Thomas Chou3a077cd2015-11-11 21:39:33 +0800[diff] [blame]12CONFIG_SPL_STACK_R_ADDR=0x80000
Simon Glasscf88b7c2016-01-21 19:44:13 -0700[diff] [blame]13CONFIG_DM_KEYBOARD=y
Simon Glass9d5d1cc2015-08-30 16:55:42 -0600[diff] [blame]14CONFIG_DEFAULT_DEVICE_TREE="rk3288-jerry"
Lokesh Vutlafbad3702016-10-08 14:41:44 -0400[diff] [blame]15# CONFIG_DISPLAY_CPUINFO is not set
Simon Glass9d5d1cc2015-08-30 16:55:42 -0600[diff] [blame]16CONFIG_SPL_STACK_R=y
Simon Glass3b4057b2016-01-21 19:43:35 -0700[diff] [blame]17CONFIG_SPL_STACK_R_MALLOC_SIMPLE_LEN=0x2000
Tom Rinif852e732016-04-21 21:37:19 -0400[diff] [blame]18CONFIG_HUSH_PARSER=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]19CONFIG_CMD_BOOTZ=y
Simon Glass9d5d1cc2015-08-30 16:55:42 -0600[diff] [blame]20# CONFIG_CMD_IMLS is not set
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]21CONFIG_CMD_MMC=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]22CONFIG_CMD_SF=y
23CONFIG_CMD_SPI=y
24CONFIG_CMD_I2C=y
25CONFIG_CMD_GPIO=y
Simon Glass9d5d1cc2015-08-30 16:55:42 -0600[diff] [blame]26# CONFIG_CMD_SETEXPR is not set
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]27CONFIG_CMD_DHCP=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]28CONFIG_CMD_MII=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]29CONFIG_CMD_PING=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]30CONFIG_CMD_CACHE=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]31CONFIG_CMD_TIME=y
Simon Glass9d5d1cc2015-08-30 16:55:42 -0600[diff] [blame]32CONFIG_CMD_PMIC=y
33CONFIG_CMD_REGULATOR=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]34CONFIG_CMD_EXT2=y
35CONFIG_CMD_EXT4=y
36CONFIG_CMD_FAT=y
37CONFIG_CMD_FS_GENERIC=y
Simon Glass9d5d1cc2015-08-30 16:55:42 -0600[diff] [blame]38CONFIG_SPL_OF_CONTROL=y
Simon Glass8d32f4b2016-01-21 19:43:38 -0700[diff] [blame]39CONFIG_OF_SPL_REMOVE_PROPS="pinctrl-0 pinctrl-names clock-names interrupt-parent"
Simon Glass9d5d1cc2015-08-30 16:55:42 -0600[diff] [blame]40CONFIG_REGMAP=y
huang lindd8515e2015-11-17 14:20:13 +0800[diff] [blame]41CONFIG_SPL_REGMAP=y
Simon Glass9d5d1cc2015-08-30 16:55:42 -0600[diff] [blame]42CONFIG_SYSCON=y
Simon Glass3b4057b2016-01-21 19:43:35 -0700[diff] [blame]43CONFIG_SPL_SYSCON=y
Simon Glass70bad912016-01-21 19:43:49 -0700[diff] [blame]44# CONFIG_SPL_SIMPLE_BUS is not set
Bin Meng63c10982015-09-28 05:14:15 -0700[diff] [blame]45CONFIG_CLK=y
46CONFIG_SPL_CLK=y
47CONFIG_ROCKCHIP_GPIO=y
Simon Glasscf88b7c2016-01-21 19:44:13 -0700[diff] [blame]48CONFIG_I2C_CROS_EC_TUNNEL=y
Bin Meng63c10982015-09-28 05:14:15 -0700[diff] [blame]49CONFIG_SYS_I2C_ROCKCHIP=y
Simon Glasscf88b7c2016-01-21 19:44:13 -0700[diff] [blame]50CONFIG_I2C_MUX=y
51CONFIG_CROS_EC_KEYB=y
52CONFIG_CMD_CROS_EC=y
53CONFIG_CROS_EC=y
54CONFIG_CROS_EC_SPI=y
Simon Glassaf0b7442016-01-21 19:43:36 -0700[diff] [blame]55CONFIG_PWRSEQ=y
Bin Meng63c10982015-09-28 05:14:15 -0700[diff] [blame]56CONFIG_ROCKCHIP_DWMMC=y
Simon Glass9d5d1cc2015-08-30 16:55:42 -0600[diff] [blame]57CONFIG_PINCTRL=y
Simon Glass9d5d1cc2015-08-30 16:55:42 -0600[diff] [blame]58CONFIG_SPL_PINCTRL=y
Simon Glass2ac46482015-12-29 05:22:45 -0700[diff] [blame]59# CONFIG_SPL_PINCTRL_FULL is not set
Heiko Stübner66bd8d32016-07-16 00:17:13 +0200[diff] [blame]60CONFIG_ROCKCHIP_RK3288_PINCTRL=y
Simon Glass9d5d1cc2015-08-30 16:55:42 -0600[diff] [blame]61CONFIG_DM_PMIC=y
Simon Glasscf88b7c2016-01-21 19:44:13 -0700[diff] [blame]62# CONFIG_SPL_PMIC_CHILDREN is not set
Simon Glass99ac7012016-01-21 19:43:48 -0700[diff] [blame]63CONFIG_PMIC_RK808=y
Simon Glass9d5d1cc2015-08-30 16:55:42 -0600[diff] [blame]64CONFIG_DM_REGULATOR=y
Simon Glassabd2c152016-01-21 19:45:19 -0700[diff] [blame]65CONFIG_DM_REGULATOR_FIXED=y
Simon Glass99ac7012016-01-21 19:43:48 -0700[diff] [blame]66CONFIG_REGULATOR_RK808=y
Simon Glassabd2c152016-01-21 19:45:19 -0700[diff] [blame]67CONFIG_DM_PWM=y
68CONFIG_PWM_ROCKCHIP=y
Simon Glass9d5d1cc2015-08-30 16:55:42 -0600[diff] [blame]69CONFIG_RAM=y
70CONFIG_SPL_RAM=y
Bin Meng63c10982015-09-28 05:14:15 -0700[diff] [blame]71CONFIG_DEBUG_UART=y
72CONFIG_DEBUG_UART_BASE=0xff690000
73CONFIG_DEBUG_UART_CLOCK=24000000
74CONFIG_DEBUG_UART_SHIFT=2
Thomas Choua6cec012015-11-19 21:48:14 +0800[diff] [blame]75CONFIG_SYS_NS16550=y
Simon Glass3b4057b2016-01-21 19:43:35 -0700[diff] [blame]76CONFIG_ROCKCHIP_SPI=y
Tom Riniafea41d2016-09-08 16:11:59 -0400[diff] [blame]77CONFIG_SYSRESET=y
Simon Glassabd2c152016-01-21 19:45:19 -0700[diff] [blame]78CONFIG_DM_VIDEO=y
Anatolij Gustschin4601eb42016-01-25 17:17:22 +0100[diff] [blame]79CONFIG_DISPLAY=y
Simon Glassabd2c152016-01-21 19:45:19 -0700[diff] [blame]80CONFIG_VIDEO_ROCKCHIP=y
Simon Glass2ac46482015-12-29 05:22:45 -0700[diff] [blame]81CONFIG_USE_TINY_PRINTF=y
Simon Glass9d5d1cc2015-08-30 16:55:42 -0600[diff] [blame]82CONFIG_CMD_DHRYSTONE=y
83CONFIG_ERRNO_STR=y