Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 2a1ced794e4b02b996ffa3e480964b91468c6d27 / . / configs / sama5d3xek_spiflash_defconfig
blob: 109ac9f522f21d1f3d9f0e573a123877897bf9c0 [file] [log] [blame]
Masahiro Yamadad5f8fee2015-03-12 13:24:39 +0900[diff] [blame]1CONFIG_ARM=y
Adam Fordd36b1022019-08-14 08:29:25 -0500[diff] [blame]2CONFIG_ARCH_CPU_INIT=y
Masahiro Yamadad5f8fee2015-03-12 13:24:39 +0900[diff] [blame]3CONFIG_ARCH_AT91=y
Tom Rini07edfae2018-02-03 12:10:38 -0500[diff] [blame]4CONFIG_SYS_TEXT_BASE=0x26f00000
Masahiro Yamadad5f8fee2015-03-12 13:24:39 +0900[diff] [blame]5CONFIG_TARGET_SAMA5D3XEK=y
Simon Glass0bdfc3e2016-09-12 23:18:39 -0600[diff] [blame]6CONFIG_SPL_GPIO_SUPPORT=y
Simon Glassf2a89462016-09-12 23:18:41 -0600[diff] [blame]7CONFIG_SPL_LIBCOMMON_SUPPORT=y
Simon Glassb16c92c2016-09-12 23:18:43 -0600[diff] [blame]8CONFIG_SPL_LIBGENERIC_SUPPORT=y
Wenyou Yang9a0e91f2017-04-14 08:51:42 +0800[diff] [blame]9CONFIG_SYS_MALLOC_F_LEN=0x2000
Tom Rini2e262c42020-08-10 15:31:07 -0400[diff] [blame]10CONFIG_NR_DRAM_BANKS=1
Markus Klotzbuecher7bd60e62019-05-15 15:15:54 +0200[diff] [blame]11CONFIG_ENV_SIZE=0x2000
12CONFIG_ENV_OFFSET=0x6000
Tom Rini47dece32020-04-28 16:15:47 -0400[diff] [blame]13CONFIG_ENV_SECT_SIZE=0x1000
14CONFIG_SYS_SPI_U_BOOT_OFFS=0x10000
Tom Rinif6e6e1a2020-01-22 13:38:00 -0500[diff] [blame]15CONFIG_DM_GPIO=y
Tom Rini6c75e632020-06-16 19:06:29 -0400[diff] [blame]16CONFIG_SPL_DM_SPI=y
Tom Rini0332a1a2020-07-06 13:54:25 -0400[diff] [blame]17CONFIG_SPL_TEXT_BASE=0x300000
Tom Rinif6e6e1a2020-01-22 13:38:00 -0500[diff] [blame]18CONFIG_SPL_SERIAL_SUPPORT=y
19CONFIG_SPL_DRIVERS_MISC_SUPPORT=y
Tom Rinie0056d72018-06-04 11:57:37 -0400[diff] [blame]20CONFIG_SPL=y
21CONFIG_DEBUG_UART_BOARD_INIT=y
22CONFIG_DEBUG_UART_BASE=0xffffee00
23CONFIG_DEBUG_UART_CLOCK=132000000
Simon Glass219d6122016-09-12 23:18:57 -0600[diff] [blame]24CONFIG_SPL_SPI_FLASH_SUPPORT=y
Simon Glassb24fdca2016-09-12 23:18:58 -0600[diff] [blame]25CONFIG_SPL_SPI_SUPPORT=y
Tom Rini90fa4e92020-07-06 15:46:38 -0400[diff] [blame]26CONFIG_DEFAULT_DEVICE_TREE="sama5d36ek"
Tom Rini84610272020-07-28 08:46:52 -0400[diff] [blame]27CONFIG_DEBUG_UART=y
Adam Ford58dbf862018-02-06 07:58:59 -0600[diff] [blame]28CONFIG_ENV_VARS_UBOOT_CONFIG=y
Heiko Schocher0b368b12016-06-07 08:31:14 +0200[diff] [blame]29CONFIG_FIT=y
Wenyou Yange035ea72017-09-14 11:07:44 +0800[diff] [blame]30CONFIG_SPI_BOOT=y
Heiko Schocher0b368b12016-06-07 08:31:14 +0200[diff] [blame]31CONFIG_BOOTDELAY=3
Sam Protsenkobd7bffe2017-08-14 20:22:17 +0300[diff] [blame]32CONFIG_USE_BOOTARGS=y
Eugen Hristev68b37ab2018-04-24 12:00:16 +0300[diff] [blame]33CONFIG_BOOTARGS="console=ttyS0,115200 earlyprintk mtdparts=atmel_nand:256k(bootstrap)ro,768k(uboot)ro,256K(env_redundant),256k(env),512k(dtb),6M(kernel)ro,-(rootfs) rootfstype=ubifs ubi.mtd=6 root=ubi0:rootfs"
Lokesh Vutla94d95e42016-10-11 21:33:46 -0400[diff] [blame]34# CONFIG_DISPLAY_BOARDINFO is not set
Lukasz Majewski76f442982020-06-04 23:11:53 +0800[diff] [blame]35CONFIG_SPL_DM_SPI_FLASH=y
Marek Vasute2542252018-04-07 16:05:27 +0200[diff] [blame]36CONFIG_SPL_SPI_LOAD=y
Tom Rinif852e732016-04-21 21:37:19 -0400[diff] [blame]37CONFIG_HUSH_PARSER=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]38CONFIG_CMD_BOOTZ=y
Joe Hershberger5a9d7f12015-06-22 16:15:30 -0500[diff] [blame]39# CONFIG_CMD_IMI is not set
Wenyou Yang9a0e91f2017-04-14 08:51:42 +0800[diff] [blame]40# CONFIG_CMD_FLASH is not set
Tom Rini78873cd2017-08-14 19:58:53 -0400[diff] [blame]41# CONFIG_CMD_LOADS is not set
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]42CONFIG_CMD_MMC=y
Tom Rini00448d22017-07-28 21:31:42 -0400[diff] [blame]43CONFIG_CMD_NAND=y
44CONFIG_CMD_NAND_TRIMFFS=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]45CONFIG_CMD_USB=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]46CONFIG_CMD_DHCP=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]47CONFIG_CMD_MII=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]48CONFIG_CMD_PING=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]49CONFIG_CMD_FAT=y
Wenyou Yang9a0e91f2017-04-14 08:51:42 +0800[diff] [blame]50CONFIG_OF_CONTROL=y
51CONFIG_SPL_OF_CONTROL=y
52CONFIG_OF_SPL_REMOVE_PROPS="interrupts interrupt-parent dmas dma-names"
Tom Rini5b0b0402017-08-28 07:16:32 -0400[diff] [blame]53CONFIG_ENV_IS_IN_SPI_FLASH=y
Tom Rinica63e712019-11-12 22:46:36 -0500[diff] [blame]54CONFIG_SYS_RELOC_GD_ENV_ADDR=y
Alex Kiernana410d6e2018-04-01 16:37:53 +0000[diff] [blame]55CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG=y
Wenyou Yang9a0e91f2017-04-14 08:51:42 +0800[diff] [blame]56CONFIG_DM=y
57CONFIG_SPL_DM=y
58CONFIG_SPL_DM_SEQ_ALIAS=y
59CONFIG_CLK=y
60CONFIG_SPL_CLK=y
61CONFIG_CLK_AT91=y
62CONFIG_AT91_UTMI=y
63CONFIG_AT91_H32MX=y
Wenyou Yang9a0e91f2017-04-14 08:51:42 +0800[diff] [blame]64CONFIG_AT91_GPIO=y
65CONFIG_DM_MMC=y
66CONFIG_GENERIC_ATMEL_MCI=y
Tom Rinie799f922019-12-04 17:18:38 -0500[diff] [blame]67CONFIG_MTD=y
Masahiro Yamada8cea9b52017-02-11 22:43:54 +0900[diff] [blame]68CONFIG_MTD_NOR_FLASH=y
Adam Ford76da1b22018-10-14 15:10:50 -0500[diff] [blame]69CONFIG_FLASH_CFI_DRIVER=y
70CONFIG_SYS_FLASH_PROTECTION=y
71CONFIG_SYS_FLASH_CFI=y
Miquel Raynald0935362019-10-03 19:50:03 +0200[diff] [blame]72CONFIG_MTD_RAW_NAND=y
Adam Ford9c519182018-07-08 08:11:07 -0500[diff] [blame]73CONFIG_NAND_ATMEL=y
Tudor Ambarus2c4f6ce2021-01-08 14:40:17 +0200[diff] [blame]74CONFIG_ATMEL_NAND_HW_PMECC=y
75CONFIG_PMECC_CAP=4
Wenyou Yang9a0e91f2017-04-14 08:51:42 +0800[diff] [blame]76CONFIG_DM_SPI_FLASH=y
Patrick Delaunay0df81042019-02-27 15:20:36 +0100[diff] [blame]77CONFIG_SF_DEFAULT_SPEED=30000000
Bin Meng27f5b192015-11-25 05:34:54 -0800[diff] [blame]78CONFIG_SPI_FLASH_ATMEL=y
Wenyou Yang9a0e91f2017-04-14 08:51:42 +0800[diff] [blame]79CONFIG_DM_ETH=y
80CONFIG_MACB=y
81CONFIG_PINCTRL=y
82CONFIG_SPL_PINCTRL=y
83CONFIG_PINCTRL_AT91=y
84CONFIG_DM_SERIAL=y
Wenyou Yangf6fff812017-04-14 08:51:44 +0800[diff] [blame]85CONFIG_DEBUG_UART_ANNOUNCE=y
Wenyou Yang9a0e91f2017-04-14 08:51:42 +0800[diff] [blame]86CONFIG_ATMEL_USART=y
Adam Ford4e96ff82018-04-15 13:51:26 -0400[diff] [blame]87CONFIG_SPI=y
Wenyou Yang9a0e91f2017-04-14 08:51:42 +0800[diff] [blame]88CONFIG_DM_SPI=y
Wenyou.Yang@microchip.com272167d2017-08-15 17:40:27 +0800[diff] [blame]89CONFIG_TIMER=y
90CONFIG_SPL_TIMER=y
91CONFIG_ATMEL_PIT_TIMER=y
Sam Protsenkob084b0c2016-03-25 16:39:47 +0200[diff] [blame]92CONFIG_USB=y
Wenyou Yang9a0e91f2017-04-14 08:51:42 +0800[diff] [blame]93CONFIG_DM_USB=y
94CONFIG_USB_EHCI_HCD=y
Tom Rini6e9cb112016-09-08 16:31:26 -0400[diff] [blame]95CONFIG_USB_STORAGE=y
Sam Protsenkob084b0c2016-03-25 16:39:47 +0200[diff] [blame]96CONFIG_USB_GADGET=y
Sam Protsenkob4a0bf72016-04-13 14:20:25 +0300[diff] [blame]97CONFIG_USB_GADGET_ATMEL_USBA=y
Wenyou Yang3c3be532017-09-18 15:25:58 +0800[diff] [blame]98CONFIG_DM_VIDEO=y
Tom Rinif6e6e1a2020-01-22 13:38:00 -0500[diff] [blame]99CONFIG_ATMEL_HLCD=y