Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 29ea2aa04b7653093a8b6dc09ed7ff1454648eab / . / configs / P3041DS_SPIFLASH_defconfig
blob: 2e50dc44f7889e45024f98afe49ccdfdee7e7a57 [file] [log] [blame]
Masahiro Yamadad3ae6782014-07-30 14:08:14 +0900[diff] [blame]1CONFIG_PPC=y
Tom Rini07edfae2018-02-03 12:10:38 -0500[diff] [blame]2CONFIG_SYS_TEXT_BASE=0xFFF40000
Tom Rinie25a03a2021-11-01 12:19:22 +0000[diff] [blame]3CONFIG_SYS_MALLOC_LEN=0x100000
Tom Rini5cd7ece2019-11-18 20:02:10 -0500[diff] [blame]4CONFIG_ENV_SIZE=0x2000
Tom Rinif6e6e1a2020-01-22 13:38:00 -0500[diff] [blame]5CONFIG_ENV_OFFSET=0x100000
Tom Rini47dece32020-04-28 16:15:47 -0400[diff] [blame]6CONFIG_ENV_SECT_SIZE=0x10000
Tom Rini84610272020-07-28 08:46:52 -0400[diff] [blame]7CONFIG_DEFAULT_DEVICE_TREE="p3041ds"
Masahiro Yamadad3ae6782014-07-30 14:08:14 +0900[diff] [blame]8CONFIG_MPC85xx=y
9CONFIG_TARGET_P3041DS=y
Hou Zhiqiangd9c6c602019-08-20 09:35:31 +0000[diff] [blame]10CONFIG_MPC85XX_HAVE_RESET_VECTOR=y
Tom Rinia7fa9762022-06-15 12:03:45 -0400[diff] [blame]11CONFIG_ENABLE_36BIT_PHYS=y
Tom Rini2daaf642022-06-25 11:02:43 -0400[diff] [blame]12CONFIG_SYS_BOOK3E_HV=y
Tom Rini41e1a592022-06-27 13:35:46 -0400[diff] [blame]13CONFIG_SYS_CACHE_STASHING=y
Tom Rini7485ebf62022-06-20 08:07:45 -0400[diff] [blame]14CONFIG_PCIE1=y
15CONFIG_PCIE2=y
16CONFIG_PCIE3=y
17CONFIG_PCIE4=y
Tom Rinibc7b0df2022-07-31 21:08:27 -0400[diff] [blame]18CONFIG_SYS_FSL_NUM_CC_PLLS=2
Tom Rini5ca768d2022-01-24 21:08:41 +0000[diff] [blame]19CONFIG_MP=y
Simon Glasse3ee2fb2016-02-22 22:55:43 -0700[diff] [blame]20CONFIG_FIT=y
21CONFIG_FIT_VERBOSE=y
22CONFIG_OF_BOARD_SETUP=y
23CONFIG_OF_STDOUT_VIA_ALIAS=y
Tom Rini8c70baa2021-12-14 13:36:40 -0500[diff] [blame]24CONFIG_DYNAMIC_SYS_CLK_FREQ=y
Tom Rini9ff815a2021-08-24 23:11:49 -0400[diff] [blame]25CONFIG_RAMBOOT_PBL=y
Tom Rini886e6e32022-03-23 17:20:03 -0400[diff] [blame]26CONFIG_SPIFLASH=y
Tom Rini9ff815a2021-08-24 23:11:49 -0400[diff] [blame]27CONFIG_SYS_FSL_PBL_PBI="board/freescale/corenet_ds/pbi.cfg"
28CONFIG_SYS_FSL_PBL_RCW="board/freescale/corenet_ds/rcw_p3041ds.cfg"
Heiko Schocher0b368b12016-06-07 08:31:14 +0200[diff] [blame]29CONFIG_BOOTDELAY=10
Tom Rini5ddf1722021-11-10 09:11:40 -0500[diff] [blame]30CONFIG_USE_BOOTCOMMAND=y
31CONFIG_BOOTCOMMAND="setenv bootargs root=/dev/$bdev rw console=$consoledev,$baudrate $othbootargs;tftp $loadaddr $bootfile;tftp $fdtaddr $fdtfile;bootm $loadaddr - $fdtaddr"
Tom Rinif05f9d82022-04-13 09:14:57 -0400[diff] [blame]32CONFIG_ARCH_MISC_INIT=y
Simon Glass7a99a872017-01-23 13:31:20 -0700[diff] [blame]33CONFIG_BOARD_EARLY_INIT_F=y
Mario Six75b23ed2018-03-28 14:38:15 +0200[diff] [blame]34CONFIG_BOARD_EARLY_INIT_R=y
Tom Rini4abdf142021-08-17 17:59:41 -0400[diff] [blame]35CONFIG_ID_EEPROM=y
Tom Rinif852e732016-04-21 21:37:19 -0400[diff] [blame]36CONFIG_HUSH_PARSER=y
Tom Rinicbfa1392022-05-11 17:38:09 -0400[diff] [blame]37CONFIG_SYS_PBSIZE=276
Tuomas Tynkkynen28d56bd2017-10-08 21:48:01 +0300[diff] [blame]38CONFIG_CMD_IMLS=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]39CONFIG_CMD_GREPENV=y
Tom Rini78873cd2017-08-14 19:58:53 -0400[diff] [blame]40CONFIG_CMD_I2C=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]41CONFIG_CMD_MMC=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]42CONFIG_CMD_USB=y
43CONFIG_CMD_DHCP=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]44CONFIG_CMD_MII=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]45CONFIG_CMD_PING=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]46CONFIG_CMD_EXT2=y
47CONFIG_CMD_FAT=y
Hou Zhiqiangd9c6c602019-08-20 09:35:31 +0000[diff] [blame]48CONFIG_OF_CONTROL=y
Adam Ford710966e2020-07-03 06:48:56 -0500[diff] [blame]49CONFIG_ENV_OVERWRITE=y
Tom Rini5b0b0402017-08-28 07:16:32 -0400[diff] [blame]50CONFIG_ENV_IS_IN_SPI_FLASH=y
Tom Rinica63e712019-11-12 22:46:36 -0500[diff] [blame]51CONFIG_SYS_RELOC_GD_ENV_ADDR=y
Tom Rini5fb860c2022-02-25 11:19:48 -0500[diff] [blame]52CONFIG_USE_BOOTFILE=y
53CONFIG_BOOTFILE="uImage"
Tom Rinife586752022-03-11 09:12:07 -0500[diff] [blame]54CONFIG_USE_ETHPRIME=y
55CONFIG_ETHPRIME="FM1@DTSEC1"
Tom Rini527ded82019-09-23 11:47:37 -0400[diff] [blame]56CONFIG_DM=y
Tom Rini276d75e2022-06-10 22:59:27 -0400[diff] [blame]57CONFIG_FSL_SATA_V2=y
Simon Glass231e7742022-01-31 07:49:37 -0700[diff] [blame]58CONFIG_SYS_SATA_MAX_DEVICE=2
Tom Rinia5c4d402017-03-01 16:51:58 -0500[diff] [blame]59CONFIG_FSL_CAAM=y
Tom Riniafba4112022-06-15 12:03:54 -0400[diff] [blame]60CONFIG_SYS_SPD_BUS_NUM=1
Tom Rini468c2d52021-08-21 13:50:18 -0400[diff] [blame]61CONFIG_DDR_ECC=y
62CONFIG_ECC_INIT_VIA_DDRCONTROLLER=y
Tom Rinif7eed202021-11-13 18:10:40 -0500[diff] [blame]63CONFIG_SYS_BR0_PRELIM_BOOL=y
64CONFIG_SYS_BR0_PRELIM=0xE8001001
65CONFIG_SYS_OR0_PRELIM=0xF8000F85
66CONFIG_SYS_BR1_PRELIM_BOOL=y
67CONFIG_SYS_BR1_PRELIM=0xE0001001
68CONFIG_SYS_OR1_PRELIM=0xF8000FF7
69CONFIG_SYS_BR3_PRELIM_BOOL=y
70CONFIG_SYS_BR3_PRELIM=0xFFDF0801
71CONFIG_SYS_OR3_PRELIM=0xFFFFEFF7
Tom Rini3eea5772020-05-08 09:08:39 -0400[diff] [blame]72CONFIG_DM_I2C=y
Tom Rinib1b13072021-08-18 23:12:37 -0400[diff] [blame]73CONFIG_I2C_SET_DEFAULT_BUS_NUM=y
Tom Rinibe94c762021-08-18 23:12:35 -0400[diff] [blame]74CONFIG_SYS_I2C_FSL=y
Tom Rinifaed5672021-08-17 17:59:45 -0400[diff] [blame]75CONFIG_SYS_I2C_EEPROM_ADDR=0x57
Mario Six41d7d972018-03-28 14:38:19 +0200[diff] [blame]76CONFIG_FSL_ESDHC=y
Tom Rinie799f922019-12-04 17:18:38 -0500[diff] [blame]77CONFIG_MTD=y
Masahiro Yamada8cea9b52017-02-11 22:43:54 +0900[diff] [blame]78CONFIG_MTD_NOR_FLASH=y
Adam Ford76da1b22018-10-14 15:10:50 -0500[diff] [blame]79CONFIG_FLASH_CFI_DRIVER=y
80CONFIG_SYS_FLASH_USE_BUFFER_WRITE=y
Tom Rini302bd672022-07-23 13:04:55 -0400[diff] [blame]81CONFIG_SYS_FLASH_EMPTY_INFO=y
Adam Ford76da1b22018-10-14 15:10:50 -0500[diff] [blame]82CONFIG_SYS_FLASH_CFI=y
Tom Rini2e35d822022-07-23 13:05:05 -0400[diff] [blame]83CONFIG_SYS_FLASH_QUIET_TEST=y
Tom Rinid38112c2022-07-23 13:05:04 -0400[diff] [blame]84CONFIG_SYS_MAX_FLASH_SECT=1024
Patrick Delaunay1576abf2022-01-04 14:24:00 +0100[diff] [blame]85CONFIG_SYS_MAX_FLASH_BANKS=2
Tom Rini526e3c82020-10-05 13:11:41 -0400[diff] [blame]86CONFIG_DM_SPI_FLASH=y
Patrick Delaunay0df81042019-02-27 15:20:36 +0100[diff] [blame]87CONFIG_SF_DEFAULT_SPEED=10000000
Bin Meng27f5b192015-11-25 05:34:54 -0800[diff] [blame]88CONFIG_SPI_FLASH_SPANSION=y
Alexandru Gagniucd83e98c2017-08-01 17:19:59 -0700[diff] [blame]89CONFIG_PHYLIB=y
Tom Rini5d154192020-04-24 15:35:53 -0400[diff] [blame]90CONFIG_PHYLIB_10G=y
91CONFIG_PHY_TERANETICS=y
92CONFIG_PHY_VITESSE=y
Tom Rinica22e962017-08-07 22:00:34 -0400[diff] [blame]93CONFIG_PHY_GIGE=y
Simon Glass9008a5b2015-08-19 09:33:43 -0600[diff] [blame]94CONFIG_E1000=y
Tom Rini527ded82019-09-23 11:47:37 -0400[diff] [blame]95CONFIG_FMAN_ENET=y
Rajesh Bhagataec38012021-11-09 16:30:38 +0530[diff] [blame]96CONFIG_SYS_FMAN_FW_ADDR=0x110000
Tom Rini527ded82019-09-23 11:47:37 -0400[diff] [blame]97CONFIG_MII=y
Hou Zhiqiange4749e02019-08-27 11:04:49 +0000[diff] [blame]98CONFIG_DM_PCI_COMPAT=y
99CONFIG_PCIE_FSL=y
Tom Rinifa911f82019-05-12 07:59:12 -0400[diff] [blame]100CONFIG_SYS_QE_FMAN_FW_IN_SPIFLASH=y
Thomas Choua6cec012015-11-19 21:48:14 +0800[diff] [blame]101CONFIG_SYS_NS16550=y
Adam Ford4e96ff82018-04-15 13:51:26 -0400[diff] [blame]102CONFIG_SPI=y
Tom Rini526e3c82020-10-05 13:11:41 -0400[diff] [blame]103CONFIG_DM_SPI=y
Bin Meng72a049d2015-11-25 05:34:53 -0800[diff] [blame]104CONFIG_FSL_ESPI=y
Tom Rini6e9cb112016-09-08 16:31:26 -0400[diff] [blame]105CONFIG_USB=y
Tom Rinid391d8b2021-12-11 14:55:51 -0500[diff] [blame]106CONFIG_USB_EHCI_FSL=y
Tom Rinibde21702022-06-12 20:02:04 -0400[diff] [blame]107CONFIG_USB_MAX_CONTROLLER_COUNT=2
Tom Rini526e3c82020-10-05 13:11:41 -0400[diff] [blame]108CONFIG_USB_STORAGE=y
Marek Szyprowski795dc7d2020-06-03 14:43:40 +0200[diff] [blame]109CONFIG_ADDR_MAP=y
110CONFIG_SYS_NUM_ADDR_MAP=64