blob: 717cd61bd69a9ba349b308fd9296272d22c37024 [file] [log] [blame]
Tom Warren23d7fe92012-12-11 13:34:18 +00001/*
2 * (C) Copyright 2010-2012
3 * NVIDIA Corporation <www.nvidia.com>
4 *
Wolfgang Denkd79de1d2013-07-08 09:37:19 +02005 * SPDX-License-Identifier: GPL-2.0+
Tom Warren23d7fe92012-12-11 13:34:18 +00006 */
7
Tom Warrendf450952013-02-26 12:18:48 +00008#ifndef _TEGRA_COMMON_H_
9#define _TEGRA_COMMON_H_
Alexey Brodkin267d8e22014-02-26 17:47:58 +040010#include <linux/sizes.h>
Tom Warren23d7fe92012-12-11 13:34:18 +000011#include <linux/stringify.h>
12
13/*
14 * High Level Configuration Options
15 */
16#define CONFIG_ARMCORTEXA9 /* This is an ARM V7 CPU core */
17#define CONFIG_TEGRA /* which is a Tegra generic machine */
18#define CONFIG_SYS_L2CACHE_OFF /* No L2 cache */
19
Tom Warren23d7fe92012-12-11 13:34:18 +000020#include <asm/arch/tegra.h> /* get chip and board defs */
21
Simon Glassa436dde2014-06-11 23:29:53 -060022#define CONFIG_DM
23#define CONFIG_CMD_DM
24
Rob Herring741a0bd2013-10-04 10:22:47 -050025#define CONFIG_SYS_TIMER_RATE 1000000
26#define CONFIG_SYS_TIMER_COUNTER NV_PA_TMRUS_BASE
27
Tom Warren23d7fe92012-12-11 13:34:18 +000028/*
29 * Display CPU and Board information
30 */
31#define CONFIG_DISPLAY_CPUINFO
32#define CONFIG_DISPLAY_BOARDINFO
33
34#define CONFIG_CMDLINE_TAG /* enable passing of ATAGs */
Tom Warren23d7fe92012-12-11 13:34:18 +000035
36/* Environment */
37#define CONFIG_ENV_VARS_UBOOT_CONFIG
38#define CONFIG_ENV_SIZE 0x2000 /* Total Size Environment */
39
40/*
41 * Size of malloc() pool
42 */
43#define CONFIG_SYS_MALLOC_LEN (4 << 20) /* 4MB */
44
45/*
Tom Warrendf450952013-02-26 12:18:48 +000046 * NS16550 Configuration
Tom Warren23d7fe92012-12-11 13:34:18 +000047 */
Tom Warren23d7fe92012-12-11 13:34:18 +000048#define CONFIG_SYS_NS16550
49#define CONFIG_SYS_NS16550_SERIAL
50#define CONFIG_SYS_NS16550_REG_SIZE (-4)
51#define CONFIG_SYS_NS16550_CLK V_NS16550_CLK
52
53/*
Stephen Warren2c0ea602014-04-18 10:56:11 -060054 * Common HW configuration.
55 * If this varies between SoCs later, move to tegraNN-common.h
56 * Note: This is number of devices, not max device ID.
57 */
58#define CONFIG_SYS_MMC_MAX_DEVICE 4
59
60/*
Tom Warren23d7fe92012-12-11 13:34:18 +000061 * select serial console configuration
62 */
63#define CONFIG_CONS_INDEX 1
64
65/* allow to overwrite serial and ethaddr */
66#define CONFIG_ENV_OVERWRITE
67#define CONFIG_BAUDRATE 115200
68
69/* include default commands */
70#include <config_cmd_default.h>
71
72/* remove unused commands */
73#undef CONFIG_CMD_FLASH /* flinfo, erase, protect */
74#undef CONFIG_CMD_FPGA /* FPGA configuration support */
75#undef CONFIG_CMD_IMI
76#undef CONFIG_CMD_IMLS
77#undef CONFIG_CMD_NFS /* NFS support */
78#undef CONFIG_CMD_NET /* network support */
79
80/* turn on command-line edit/hist/auto */
Tom Warren23d7fe92012-12-11 13:34:18 +000081#define CONFIG_COMMAND_HISTORY
Tom Warren23d7fe92012-12-11 13:34:18 +000082
Stephen Warrende5d70b2013-02-28 15:03:48 +000083/* turn on commonly used storage-related commands */
Stephen Warrende5d70b2013-02-28 15:03:48 +000084#define CONFIG_PARTITION_UUIDS
Stephen Warrende5d70b2013-02-28 15:03:48 +000085#define CONFIG_CMD_PART
86
Tom Warren23d7fe92012-12-11 13:34:18 +000087#define CONFIG_SYS_NO_FLASH
88
89#define CONFIG_CONSOLE_MUX
90#define CONFIG_SYS_CONSOLE_IS_IN_ENV
Tom Warren23d7fe92012-12-11 13:34:18 +000091
92/*
93 * Miscellaneous configurable options
94 */
Tom Warren23d7fe92012-12-11 13:34:18 +000095#define CONFIG_SYS_PROMPT V_PROMPT
96/*
97 * Increasing the size of the IO buffer as default nfsargs size is more
98 * than 256 and so it is not possible to edit it
99 */
100#define CONFIG_SYS_CBSIZE (256 * 2) /* Console I/O Buffer Size */
101/* Print Buffer Size */
102#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \
103 sizeof(CONFIG_SYS_PROMPT) + 16)
104#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
105/* Boot Argument Buffer Size */
106#define CONFIG_SYS_BARGSIZE (CONFIG_SYS_CBSIZE)
107
108#define CONFIG_SYS_MEMTEST_START (NV_PA_SDRC_CS0 + 0x600000)
109#define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_MEMTEST_START + 0x100000)
110
Tom Warren23d7fe92012-12-11 13:34:18 +0000111/*-----------------------------------------------------------------------
112 * Physical Memory Map
113 */
114#define CONFIG_NR_DRAM_BANKS 1
115#define PHYS_SDRAM_1 NV_PA_SDRC_CS0
116#define PHYS_SDRAM_1_SIZE 0x20000000 /* 512M */
117
118#define CONFIG_SYS_UBOOT_START CONFIG_SYS_TEXT_BASE
119#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1
120
121#define CONFIG_SYS_BOOTMAPSZ (256 << 20) /* 256M */
122
123#define CONFIG_SYS_INIT_RAM_ADDR CONFIG_STACKBASE
124#define CONFIG_SYS_INIT_RAM_SIZE CONFIG_SYS_MALLOC_LEN
125#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_INIT_RAM_ADDR + \
126 CONFIG_SYS_INIT_RAM_SIZE - \
127 GENERATED_GBL_DATA_SIZE)
128
129#define CONFIG_TEGRA_GPIO
130#define CONFIG_CMD_GPIO
131#define CONFIG_CMD_ENTERRCM
Tom Warren23d7fe92012-12-11 13:34:18 +0000132
133/* Defines for SPL */
Tom Warren23d7fe92012-12-11 13:34:18 +0000134#define CONFIG_SPL_FRAMEWORK
135#define CONFIG_SPL_RAM_DEVICE
136#define CONFIG_SPL_BOARD_INIT
137#define CONFIG_SPL_NAND_SIMPLE
Albert ARIBAUDe916e052013-04-12 05:14:30 +0000138#define CONFIG_SPL_MAX_FOOTPRINT (CONFIG_SYS_TEXT_BASE - \
Tom Warren23d7fe92012-12-11 13:34:18 +0000139 CONFIG_SPL_TEXT_BASE)
140#define CONFIG_SYS_SPL_MALLOC_SIZE 0x00010000
141
142#define CONFIG_SPL_LIBCOMMON_SUPPORT
143#define CONFIG_SPL_LIBGENERIC_SUPPORT
144#define CONFIG_SPL_SERIAL_SUPPORT
145#define CONFIG_SPL_GPIO_SUPPORT
146
Masahiro Yamadae1a211d2014-03-05 16:59:38 +0900147#ifdef CONFIG_SPL_BUILD
148# define CONFIG_USE_PRIVATE_LIBGCC
149#endif
150
Simon Glassfadd5ab2013-03-05 14:39:56 +0000151#define CONFIG_SYS_GENERIC_BOARD
Tom Warren88efe702013-03-26 10:39:33 -0700152
Stephen Warren4b1f4b72013-02-28 15:03:45 +0000153/* Misc utility code */
154#define CONFIG_BOUNCE_BUFFER
Tom Warren88efe702013-03-26 10:39:33 -0700155#define CONFIG_CRC32_VERIFY
Simon Glassfadd5ab2013-03-05 14:39:56 +0000156
Stephen Warren848804f2014-02-05 09:24:57 -0700157#ifndef CONFIG_SPL_BUILD
158#include <config_distro_defaults.h>
159#endif
160
Tom Warren23d7fe92012-12-11 13:34:18 +0000161#endif /* _TEGRA_COMMON_H_ */