blob: 599b0c50defe64a7cb0277242cfcb0b85b90672d [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
Zubair Lutfullah Kakakhel1d153b32016-07-29 15:11:20 +01002/*
3 * Copyright (C) 2016, Imagination Technologies Ltd.
4 *
5 * Zubair Lutfullah Kakakhel <Zubair.Kakakhel@imgtec.com>
6 *
Zubair Lutfullah Kakakhel1d153b32016-07-29 15:11:20 +01007 * Imagination Technologies Ltd. MIPSfpga
8 */
9
10#ifndef __XILFPGA_CONFIG_H
11#define __XILFPGA_CONFIG_H
12
13/* BootROM + MIG is pretty smart. DDR and Cache initialized */
Zubair Lutfullah Kakakhel1d153b32016-07-29 15:11:20 +010014
15/*--------------------------------------------
16 * CPU configuration
17 */
18/* CPU Timer rate */
19#define CONFIG_SYS_MIPS_TIMER_FREQ 50000000
20
Zubair Lutfullah Kakakhel1d153b32016-07-29 15:11:20 +010021/*----------------------------------------------------------------------
22 * Memory Layout
23 */
24
25/* SDRAM Configuration (for final code, data, stack, heap) */
26#define CONFIG_SYS_SDRAM_BASE 0x80000000
27#define CONFIG_SYS_SDRAM_SIZE 0x08000000 /* 128 Mbytes */
Zubair Lutfullah Kakakhel1d153b32016-07-29 15:11:20 +010028
Zubair Lutfullah Kakakhel1d153b32016-07-29 15:11:20 +010029/*----------------------------------------------------------------------
30 * Commands
31 */
Zubair Lutfullah Kakakhel1d153b32016-07-29 15:11:20 +010032
Zubair Lutfullah Kakakhel1d153b32016-07-29 15:11:20 +010033/*------------------------------------------------------------
34 * Console Configuration
35 */
Zubair Lutfullah Kakakhel1d153b32016-07-29 15:11:20 +010036
37/* -------------------------------------------------
38 * Environment
39 */
Zubair Lutfullah Kakakhel1d153b32016-07-29 15:11:20 +010040
41/* ---------------------------------------------------------------------
42 * Board boot configuration
43 */
Zubair Lutfullah Kakakhel1d153b32016-07-29 15:11:20 +010044
45#endif /* __XILFPGA_CONFIG_H */