Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 27c0e171197b509c75b406b20e7be79954f60d5e / . / configs / ls1012afrwy_tfa_defconfig
blob: f8ca4483f2d06ff810783db398486dcf71675d8a [file] [log] [blame]
Rajesh Bhagat487084e2018-11-05 18:03:08 +0000[diff] [blame]1CONFIG_ARM=y
2CONFIG_TARGET_LS1012AFRWY=y
Rajesh Bhagat487084e2018-11-05 18:03:08 +0000[diff] [blame]3CONFIG_TFABOOT=y
Tom Rini2c7a8d42019-08-14 08:11:27 -0400[diff] [blame]4CONFIG_SYS_TEXT_BASE=0x82000000
Tom Rini5cd7ece2019-11-18 20:02:10 -0500[diff] [blame]5CONFIG_ENV_SIZE=0x10000
Tom Rinif6e6e1a2020-01-22 13:38:00 -0500[diff] [blame]6CONFIG_ENV_SECT_SIZE=0x10000
Tom Rini5cd7ece2019-11-18 20:02:10 -0500[diff] [blame]7CONFIG_ENV_OFFSET=0x1D0000
Tom Rini6bd3b142020-02-06 13:42:52 -0500[diff] [blame]8CONFIG_DM_GPIO=y
Tom Rinic9285bf2019-04-29 15:54:04 -0400[diff] [blame]9CONFIG_NR_DRAM_BANKS=2
Rajesh Bhagat487084e2018-11-05 18:03:08 +0000[diff] [blame]10CONFIG_ARMV8_SEC_FIRMWARE_SUPPORT=y
11CONFIG_SEC_FIRMWARE_ARMV8_PSCI=y
Peng Ma9d75b2d2019-01-30 19:18:43 +0800[diff] [blame]12CONFIG_AHCI=y
Rajesh Bhagat487084e2018-11-05 18:03:08 +0000[diff] [blame]13CONFIG_DISTRO_DEFAULTS=y
Rajesh Bhagat487084e2018-11-05 18:03:08 +0000[diff] [blame]14# CONFIG_SYS_MALLOC_F is not set
15CONFIG_FIT_VERBOSE=y
16CONFIG_OF_BOARD_SETUP=y
17CONFIG_OF_STDOUT_VIA_ALIAS=y
18CONFIG_BOOTDELAY=10
19CONFIG_USE_BOOTARGS=y
20CONFIG_BOOTARGS="console=ttyS0,115200 root=/dev/ram0 earlycon=uart8250,mmio,0x21c0500 quiet lpj=250000"
21# CONFIG_DISPLAY_BOARDINFO is not set
22CONFIG_DISPLAY_BOARDINFO_LATE=y
23CONFIG_CMD_GREPENV=y
24CONFIG_CMD_GPT=y
25CONFIG_CMD_I2C=y
26CONFIG_CMD_MMC=y
27CONFIG_CMD_PCI=y
Rajesh Bhagat487084e2018-11-05 18:03:08 +0000[diff] [blame]28CONFIG_CMD_USB=y
29# CONFIG_CMD_SETEXPR is not set
30CONFIG_CMD_CACHE=y
31CONFIG_OF_CONTROL=y
32CONFIG_DEFAULT_DEVICE_TREE="fsl-ls1012a-frwy"
33CONFIG_ENV_IS_IN_SPI_FLASH=y
Tom Rini5cd7ece2019-11-18 20:02:10 -0500[diff] [blame]34CONFIG_ENV_ADDR=0x401D0000
Rajesh Bhagat487084e2018-11-05 18:03:08 +0000[diff] [blame]35CONFIG_NET_RANDOM_ETHADDR=y
36CONFIG_DM=y
Peng Ma9d75b2d2019-01-30 19:18:43 +0800[diff] [blame]37CONFIG_SATA_CEVA=y
Tom Rini6bd3b142020-02-06 13:42:52 -0500[diff] [blame]38CONFIG_DM_I2C=y
Rajesh Bhagat487084e2018-11-05 18:03:08 +0000[diff] [blame]39CONFIG_DM_MMC=y
Yangbo Luadb19e12019-06-21 11:42:26 +0800[diff] [blame]40CONFIG_FSL_ESDHC=y
Miquel Raynal803baa22019-10-03 19:50:08 +0200[diff] [blame]41CONFIG_MTD=y
Tom Rinie799f922019-12-04 17:18:38 -0500[diff] [blame]42CONFIG_DM_SPI_FLASH=y
Ashish Kumar820fa952019-05-31 16:03:28 +0530[diff] [blame]43# CONFIG_SPI_FLASH_BAR is not set
Rajesh Bhagat487084e2018-11-05 18:03:08 +0000[diff] [blame]44CONFIG_SPI_FLASH_WINBOND=y
45CONFIG_FSL_PFE=y
46CONFIG_DM_ETH=y
47CONFIG_E1000=y
48CONFIG_PCI=y
49CONFIG_DM_PCI=y
50CONFIG_DM_PCI_COMPAT=y
51CONFIG_PCIE_LAYERSCAPE=y
Tom Rini6bd3b142020-02-06 13:42:52 -0500[diff] [blame]52CONFIG_DM_RTC=y
Peng Ma9d75b2d2019-01-30 19:18:43 +0800[diff] [blame]53CONFIG_DM_SCSI=y
Rajesh Bhagat487084e2018-11-05 18:03:08 +0000[diff] [blame]54CONFIG_SYS_NS16550=y
55CONFIG_SPI=y
56CONFIG_DM_SPI=y
Ashish Kumar820fa952019-05-31 16:03:28 +0530[diff] [blame]57CONFIG_FSL_QSPI=y
Rajesh Bhagat487084e2018-11-05 18:03:08 +0000[diff] [blame]58CONFIG_USB=y
59CONFIG_DM_USB=y
60CONFIG_USB_XHCI_HCD=y
Tom Rini6bd3b142020-02-06 13:42:52 -0500[diff] [blame]61CONFIG_USB_XHCI_DWC3=y
62CONFIG_USB_HOST_ETHER=y
Yinbo Zhu269240e2019-12-16 15:07:34 +0800[diff] [blame]63CONFIG_USB_ETHER_ASIX=y
64CONFIG_USB_ETHER_ASIX88179=y
Yinbo Zhu269240e2019-12-16 15:07:34 +0800[diff] [blame]65CONFIG_USB_ETHER_RTL8152=y