blob: d06aea7a2845622a68ea8332d2053d777531948b [file] [log] [blame]
wdenkc6097192002-11-03 00:24:07 +00001/*
wdenk19011212003-07-16 16:40:22 +00002 * (C) Copyright 2001-2003
wdenkc6097192002-11-03 00:24:07 +00003 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
4 *
Wolfgang Denkd79de1d2013-07-08 09:37:19 +02005 * SPDX-License-Identifier: GPL-2.0+
wdenkc6097192002-11-03 00:24:07 +00006 */
7
8#include <common.h>
9#include <config.h>
10#include <mpc8xx.h>
11#include <i2c.h>
12
13#include <commproc.h>
14#include <command.h>
wdenkc6097192002-11-03 00:24:07 +000015#include <malloc.h>
16
17#include <linux/types.h>
18#include <linux/string.h> /* for strdup */
19
20
21/*
22 * Memory Controller Using
23 *
wdenk19011212003-07-16 16:40:22 +000024 * CS0 - Flash memory (0x40000000)
25 * CS1 - FLASH memory (0x????????)
26 * CS2 - SDRAM (0x00000000)
wdenkc6097192002-11-03 00:24:07 +000027 * CS3 -
28 * CS4 -
29 * CS5 -
30 * CS6 - PCMCIA device
31 * CS7 - PCMCIA device
32 */
33
34/* ------------------------------------------------------------------------- */
35
36#define _not_used_ 0xffffffff
37
38const uint sdram_table[]=
39{
wdenk57b2d802003-06-27 21:31:46 +000040 /* single read. (offset 0 in upm RAM) */
41 0x1f07fc04, 0xeeaefc04, 0x11adfc04, 0xefbbbc00,
42 0x1ff77c47,
wdenkc6097192002-11-03 00:24:07 +000043
wdenk57b2d802003-06-27 21:31:46 +000044 /* MRS initialization (offset 5) */
wdenkc6097192002-11-03 00:24:07 +000045
wdenk57b2d802003-06-27 21:31:46 +000046 0x1ff77c34, 0xefeabc34, 0x1fb57c35,
wdenkc6097192002-11-03 00:24:07 +000047
wdenk57b2d802003-06-27 21:31:46 +000048 /* burst read. (offset 8 in upm RAM) */
49 0x1f07fc04, 0xeeaefc04, 0x10adfc04, 0xf0affc00,
50 0xf0affc00, 0xf1affc00, 0xefbbbc00, 0x1ff77c47,
51 _not_used_, _not_used_, _not_used_, _not_used_,
52 _not_used_, _not_used_, _not_used_, _not_used_,
wdenkc6097192002-11-03 00:24:07 +000053
wdenk57b2d802003-06-27 21:31:46 +000054 /* single write. (offset 18 in upm RAM) */
55 0x1f27fc04, 0xeeaebc00, 0x01b93c04, 0x1ff77c47,
56 _not_used_, _not_used_, _not_used_, _not_used_,
wdenkc6097192002-11-03 00:24:07 +000057
wdenk57b2d802003-06-27 21:31:46 +000058 /* burst write. (offset 20 in upm RAM) */
59 0x1f07fc04, 0xeeaebc00, 0x10ad7c00, 0xf0affc00,
60 0xf0affc00, 0xe1bbbc04, 0x1ff77c47, _not_used_,
61 _not_used_, _not_used_, _not_used_, _not_used_,
62 _not_used_, _not_used_, _not_used_, _not_used_,
wdenkc6097192002-11-03 00:24:07 +000063
wdenk57b2d802003-06-27 21:31:46 +000064 /* refresh. (offset 30 in upm RAM) */
65 0x1ff5fc84, 0xfffffc04, 0xfffffc04, 0xfffffc04,
66 0xfffffc84, 0xfffffc07, _not_used_, _not_used_,
67 _not_used_, _not_used_, _not_used_, _not_used_,
wdenkc6097192002-11-03 00:24:07 +000068
wdenk57b2d802003-06-27 21:31:46 +000069 /* exception. (offset 3c in upm RAM) */
70 0x7ffffc07, _not_used_, _not_used_, _not_used_ };
wdenkc6097192002-11-03 00:24:07 +000071
72/* ------------------------------------------------------------------------- */
73
74/*
75 * Check Board Identity:
76 */
77
78int checkboard (void)
79{
80 puts ("Board: R360 MPI Board\n");
81 return 0;
82}
83
84/* ------------------------------------------------------------------------- */
85
86static long int dram_size (long int, long int *, long int);
87
88/* ------------------------------------------------------------------------- */
89
Becky Brucebd99ae72008-06-09 16:03:40 -050090phys_size_t initdram (int board_type)
wdenkc6097192002-11-03 00:24:07 +000091{
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020092 volatile immap_t *immap = (immap_t *) CONFIG_SYS_IMMR;
wdenkc6097192002-11-03 00:24:07 +000093 volatile memctl8xx_t *memctl = &immap->im_memctl;
94 long int size8, size9;
95 long int size_b0 = 0;
96 unsigned long reg;
97
98 upmconfig (UPMA, (uint *) sdram_table,
99 sizeof (sdram_table) / sizeof (uint));
100
101 /*
102 * Preliminary prescaler for refresh (depends on number of
103 * banks): This value is selected for four cycles every 62.4 us
104 * with two SDRAM banks or four cycles every 31.2 us with one
105 * bank. It will be adjusted after memory sizing.
106 */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200107 memctl->memc_mptpr = CONFIG_SYS_MPTPR_2BK_8K;
wdenkc6097192002-11-03 00:24:07 +0000108
109 memctl->memc_mar = 0x00000088;
110
111 /*
wdenkd2d1a982003-04-20 16:49:37 +0000112 * Map controller bank 2 to the SDRAM bank at
wdenkc6097192002-11-03 00:24:07 +0000113 * preliminary address - these have to be modified after the
114 * SDRAM size has been determined.
115 */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200116 memctl->memc_or2 = CONFIG_SYS_OR2_PRELIM;
117 memctl->memc_br2 = CONFIG_SYS_BR2_PRELIM;
wdenkc6097192002-11-03 00:24:07 +0000118
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200119 memctl->memc_mamr = CONFIG_SYS_MAMR_8COL & (~(MAMR_PTAE)); /* no refresh yet */
wdenkc6097192002-11-03 00:24:07 +0000120
121 udelay (200);
122
123 /* perform SDRAM initializsation sequence */
124
wdenkd2d1a982003-04-20 16:49:37 +0000125 memctl->memc_mcr = 0x80004105; /* SDRAM bank 0 */
wdenkc6097192002-11-03 00:24:07 +0000126 udelay (200);
wdenkd2d1a982003-04-20 16:49:37 +0000127 memctl->memc_mcr = 0x80004230; /* SDRAM bank 0 - execute twice */
wdenkc6097192002-11-03 00:24:07 +0000128 udelay (200);
129
130 memctl->memc_mamr |= MAMR_PTAE; /* enable refresh */
131
132 udelay (1000);
133
134 /*
wdenk19011212003-07-16 16:40:22 +0000135 * Check Bank 2 Memory Size for re-configuration
wdenkc6097192002-11-03 00:24:07 +0000136 *
137 * try 8 column mode
138 */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200139 size8 = dram_size (CONFIG_SYS_MAMR_8COL, (long *) SDRAM_BASE2_PRELIM,
wdenkc6097192002-11-03 00:24:07 +0000140 SDRAM_MAX_SIZE);
141
142 udelay (1000);
143
144 /*
145 * try 9 column mode
146 */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200147 size9 = dram_size (CONFIG_SYS_MAMR_9COL, (long *) SDRAM_BASE2_PRELIM,
wdenkc6097192002-11-03 00:24:07 +0000148 SDRAM_MAX_SIZE);
149
150 if (size8 < size9) { /* leave configuration at 9 columns */
151 size_b0 = size9;
152/* debug ("SDRAM Bank 0 in 9 column mode: %ld MB\n", size >> 20); */
wdenkd2d1a982003-04-20 16:49:37 +0000153 } else { /* back to 8 columns */
wdenkc6097192002-11-03 00:24:07 +0000154 size_b0 = size8;
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200155 memctl->memc_mamr = CONFIG_SYS_MAMR_8COL;
wdenkc6097192002-11-03 00:24:07 +0000156 udelay (500);
157/* debug ("SDRAM Bank 0 in 8 column mode: %ld MB\n", size >> 20); */
158 }
159
160 udelay (1000);
161
162 /*
163 * Adjust refresh rate depending on SDRAM type, both banks
164 * For types > 128 MBit leave it at the current (fast) rate
165 */
166 if ((size_b0 < 0x02000000)) {
167 /* reduce to 15.6 us (62.4 us / quad) */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200168 memctl->memc_mptpr = CONFIG_SYS_MPTPR_2BK_4K;
wdenkc6097192002-11-03 00:24:07 +0000169 udelay (1000);
170 }
171
172 /*
173 * Final mapping
174 */
175
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200176 memctl->memc_or1 = ((-size_b0) & 0xFFFF0000) | CONFIG_SYS_OR_TIMING_SDRAM;
177 memctl->memc_br1 = (CONFIG_SYS_SDRAM_BASE & BR_BA_MSK) | BR_MS_UPMA | BR_V;
wdenkc6097192002-11-03 00:24:07 +0000178
179 /* adjust refresh rate depending on SDRAM type, one bank */
180 reg = memctl->memc_mptpr;
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200181 reg >>= 1; /* reduce to CONFIG_SYS_MPTPR_1BK_8K / _4K */
wdenkc6097192002-11-03 00:24:07 +0000182 memctl->memc_mptpr = reg;
183
184 udelay (10000);
185
wdenkd2d1a982003-04-20 16:49:37 +0000186#ifdef CONFIG_CAN_DRIVER
187 /* Initialize OR3 / BR3 */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200188 memctl->memc_or3 = CONFIG_SYS_OR3_CAN; /* switch GPLB_5 to GPLA_5 */
189 memctl->memc_br3 = CONFIG_SYS_BR3_CAN;
wdenkd2d1a982003-04-20 16:49:37 +0000190
191 /* Initialize MBMR */
wdenk2bb11052003-07-17 23:16:40 +0000192 memctl->memc_mbmr = MBMR_GPL_B4DIS; /* GPL_B4 works as UPWAITB */
wdenkd2d1a982003-04-20 16:49:37 +0000193
194 /* Initialize UPMB for CAN: single read */
195 memctl->memc_mdr = 0xFFFFC004;
196 memctl->memc_mcr = 0x0100 | UPMB;
197
198 memctl->memc_mdr = 0x0FFFD004;
199 memctl->memc_mcr = 0x0101 | UPMB;
200
201 memctl->memc_mdr = 0x0FFFC000;
202 memctl->memc_mcr = 0x0102 | UPMB;
203
204 memctl->memc_mdr = 0x3FFFC004;
205 memctl->memc_mcr = 0x0103 | UPMB;
206
207 memctl->memc_mdr = 0xFFFFDC05;
208 memctl->memc_mcr = 0x0104 | UPMB;
209
210 /* Initialize UPMB for CAN: single write */
211 memctl->memc_mdr = 0xFFFCC004;
212 memctl->memc_mcr = 0x0118 | UPMB;
213
214 memctl->memc_mdr = 0xCFFCD004;
215 memctl->memc_mcr = 0x0119 | UPMB;
216
217 memctl->memc_mdr = 0x0FFCC000;
218 memctl->memc_mcr = 0x011A | UPMB;
219
220 memctl->memc_mdr = 0x7FFCC004;
221 memctl->memc_mcr = 0x011B | UPMB;
222
223 memctl->memc_mdr = 0xFFFDCC05;
224 memctl->memc_mcr = 0x011C | UPMB;
225#endif
226
wdenkc6097192002-11-03 00:24:07 +0000227 return (size_b0);
228}
229
230/* ------------------------------------------------------------------------- */
231
232/*
233 * Check memory range for valid RAM. A simple memory test determines
234 * the actually available RAM size between addresses `base' and
235 * `base + maxsize'. Some (not all) hardware errors are detected:
236 * - short between address lines
237 * - short between data lines
238 */
239
wdenkd2d1a982003-04-20 16:49:37 +0000240static long int dram_size (long int mamr_value,
241 long int *base, long int maxsize)
wdenkc6097192002-11-03 00:24:07 +0000242{
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200243 volatile immap_t *immap = (immap_t *) CONFIG_SYS_IMMR;
wdenkc6097192002-11-03 00:24:07 +0000244 volatile memctl8xx_t *memctl = &immap->im_memctl;
wdenkc6097192002-11-03 00:24:07 +0000245
246 memctl->memc_mamr = mamr_value;
247
wdenk87249ba2004-01-06 22:38:14 +0000248 return (get_ram_size(base, maxsize));
wdenkc6097192002-11-03 00:24:07 +0000249}
250
251/* ------------------------------------------------------------------------- */
252
wdenkd2d1a982003-04-20 16:49:37 +0000253void r360_i2c_lcd_write (uchar data0, uchar data1)
wdenkc6097192002-11-03 00:24:07 +0000254{
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200255 if (i2c_write (CONFIG_SYS_I2C_LCD_ADDR, data0, 1, &data1, 1)) {
wdenkd2d1a982003-04-20 16:49:37 +0000256 printf("Can't write lcd data 0x%02X 0x%02X.\n", data0, data1);
wdenkc6097192002-11-03 00:24:07 +0000257 }
258}
259
260/* ------------------------------------------------------------------------- */
261
262/*-----------------------------------------------------------------------
263 * Keyboard Controller
264 */
265
266/* Number of bytes returned from Keyboard Controller */
wdenkd2d1a982003-04-20 16:49:37 +0000267#define KEYBD_KEY_MAX 16 /* maximum key number */
268#define KEYBD_DATALEN ((KEYBD_KEY_MAX + 7) / 8) /* normal key scan data */
wdenkc6097192002-11-03 00:24:07 +0000269
270static uchar *key_match (uchar *);
271
272int misc_init_r (void)
273{
Wolfgang Denk7fb52662005-10-13 16:45:02 +0200274 char kbd_data[KEYBD_DATALEN];
275 char keybd_env[2 * KEYBD_DATALEN + 1];
276 char *str;
wdenkc6097192002-11-03 00:24:07 +0000277 int i;
278
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200279 i2c_init (CONFIG_SYS_I2C_SPEED, CONFIG_SYS_I2C_SLAVE);
wdenkc6097192002-11-03 00:24:07 +0000280
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200281 i2c_read (CONFIG_SYS_I2C_KEY_ADDR, 0, 0, (uchar *)kbd_data, KEYBD_DATALEN);
wdenkc6097192002-11-03 00:24:07 +0000282
283 for (i = 0; i < KEYBD_DATALEN; ++i) {
284 sprintf (keybd_env + i + i, "%02X", kbd_data[i]);
285 }
286 setenv ("keybd", keybd_env);
287
Wolfgang Denk7fb52662005-10-13 16:45:02 +0200288 str = strdup ((char *)key_match ((uchar *)keybd_env)); /* decode keys */
wdenkc6097192002-11-03 00:24:07 +0000289
290#ifdef CONFIG_PREBOOT /* automatically configure "preboot" command on key match */
291 setenv ("preboot", str); /* set or delete definition */
292#endif /* CONFIG_PREBOOT */
293 if (str != NULL) {
294 free (str);
295 }
296
297 return (0);
298}
299
300/*-----------------------------------------------------------------------
301 * Check if pressed key(s) match magic sequence,
302 * and return the command string associated with that key(s).
303 *
304 * If no key press was decoded, NULL is returned.
305 *
306 * Note: the first character of the argument will be overwritten with
307 * the "magic charcter code" of the decoded key(s), or '\0'.
308 *
309 *
310 * Note: the string points to static environment data and must be
311 * saved before you call any function that modifies the environment.
312 */
313#ifdef CONFIG_PREBOOT
314
315static uchar kbd_magic_prefix[] = "key_magic";
316static uchar kbd_command_prefix[] = "key_cmd";
317
wdenkd2d1a982003-04-20 16:49:37 +0000318static uchar *key_match (uchar * kbd_str)
wdenkc6097192002-11-03 00:24:07 +0000319{
wdenkc6097192002-11-03 00:24:07 +0000320 uchar magic[sizeof (kbd_magic_prefix) + 1];
321 uchar cmd_name[sizeof (kbd_command_prefix) + 1];
wdenkd2d1a982003-04-20 16:49:37 +0000322 uchar *str, *suffix;
wdenkc6097192002-11-03 00:24:07 +0000323 uchar *kbd_magic_keys;
324 char *cmd;
wdenkc6097192002-11-03 00:24:07 +0000325
326 /*
327 * The following string defines the characters that can pe appended
328 * to "key_magic" to form the names of environment variables that
329 * hold "magic" key codes, i. e. such key codes that can cause
330 * pre-boot actions. If the string is empty (""), then only
331 * "key_magic" is checked (old behaviour); the string "125" causes
332 * checks for "key_magic1", "key_magic2" and "key_magic5", etc.
333 */
Wolfgang Denk7fb52662005-10-13 16:45:02 +0200334 if ((kbd_magic_keys = (uchar *)getenv ("magic_keys")) != NULL) {
wdenkd2d1a982003-04-20 16:49:37 +0000335 /* loop over all magic keys;
336 * use '\0' suffix in case of empty string
337 */
338 for (suffix = kbd_magic_keys;
339 *suffix || suffix == kbd_magic_keys;
340 ++suffix) {
Wolfgang Denk7fb52662005-10-13 16:45:02 +0200341 sprintf ((char *)magic, "%s%c", kbd_magic_prefix, *suffix);
wdenkc6097192002-11-03 00:24:07 +0000342
wdenkc6097192002-11-03 00:24:07 +0000343#if 0
wdenkd2d1a982003-04-20 16:49:37 +0000344 printf ("### Check magic \"%s\"\n", magic);
wdenkc6097192002-11-03 00:24:07 +0000345#endif
346
Wolfgang Denk7fb52662005-10-13 16:45:02 +0200347 if ((str = (uchar *)getenv ((char *)magic)) != 0) {
wdenk92bbe3f2003-04-20 14:04:18 +0000348
wdenk3f9ab982003-04-12 23:38:12 +0000349#if 0
wdenkd2d1a982003-04-20 16:49:37 +0000350 printf ("### Compare \"%s\" \"%s\"\n",
351 kbd_str, str);
wdenk3f9ab982003-04-12 23:38:12 +0000352#endif
Wolfgang Denk7fb52662005-10-13 16:45:02 +0200353 if (strcmp ((char *)kbd_str, (char *)str) == 0) {
354 sprintf ((char *)cmd_name, "%s%c",
wdenkd2d1a982003-04-20 16:49:37 +0000355 kbd_command_prefix,
356 *suffix);
wdenk92bbe3f2003-04-20 14:04:18 +0000357
Wolfgang Denk7fb52662005-10-13 16:45:02 +0200358 if ((cmd = getenv ((char *)cmd_name)) != 0) {
wdenkd2d1a982003-04-20 16:49:37 +0000359#if 0
360 printf ("### Set PREBOOT to $(%s): \"%s\"\n",
361 cmd_name, cmd);
362#endif
Wolfgang Denk7fb52662005-10-13 16:45:02 +0200363 return ((uchar *)cmd);
wdenkd2d1a982003-04-20 16:49:37 +0000364 }
365 }
366 }
367 }
wdenkc6097192002-11-03 00:24:07 +0000368 }
369#if 0
370 printf ("### Delete PREBOOT\n");
371#endif
wdenkd2d1a982003-04-20 16:49:37 +0000372 *kbd_str = '\0';
wdenkc6097192002-11-03 00:24:07 +0000373 return (NULL);
374}
wdenkd2d1a982003-04-20 16:49:37 +0000375#endif /* CONFIG_PREBOOT */
wdenkc6097192002-11-03 00:24:07 +0000376
377/* Read Keyboard status */
Wolfgang Denk6262d0212010-06-28 22:00:46 +0200378int do_kbd (cmd_tbl_t * cmdtp, int flag, int argc, char * const argv[])
wdenkc6097192002-11-03 00:24:07 +0000379{
380 uchar kbd_data[KEYBD_DATALEN];
381 uchar keybd_env[2 * KEYBD_DATALEN + 1];
382 int i;
383
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200384 i2c_init (CONFIG_SYS_I2C_SPEED, CONFIG_SYS_I2C_SLAVE);
wdenkc6097192002-11-03 00:24:07 +0000385
386 /* Read keys */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200387 i2c_read (CONFIG_SYS_I2C_KEY_ADDR, 0, 0, kbd_data, KEYBD_DATALEN);
wdenkc6097192002-11-03 00:24:07 +0000388
389 puts ("Keys:");
390 for (i = 0; i < KEYBD_DATALEN; ++i) {
Wolfgang Denk7fb52662005-10-13 16:45:02 +0200391 sprintf ((char *)(keybd_env + i + i), "%02X", kbd_data[i]);
wdenkc6097192002-11-03 00:24:07 +0000392 printf (" %02x", kbd_data[i]);
393 }
394 putc ('\n');
Wolfgang Denk7fb52662005-10-13 16:45:02 +0200395 setenv ("keybd", (char *)keybd_env);
wdenkc6097192002-11-03 00:24:07 +0000396 return 0;
397}
wdenk57b2d802003-06-27 21:31:46 +0000398
wdenkf287a242003-07-01 21:06:45 +0000399U_BOOT_CMD(
400 kbd, 1, 1, do_kbd,
Peter Tyserdfb72b82009-01-27 18:03:12 -0600401 "read keyboard status",
Wolfgang Denkc54781c2009-05-24 17:06:54 +0200402 ""
wdenk57b2d802003-06-27 21:31:46 +0000403);