blob: 637de0c4558a9e1fbdcc43ba7e4fb43c4544afa6 [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
Simon Glass4c0dc6d2013-03-05 14:39:35 +00002/*
3 * Copyright (c) 2011 The Chromium OS Authors.
4 *
5 * (C) Copyright 2000 - 2002
6 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
Simon Glass4c0dc6d2013-03-05 14:39:35 +00007 ********************************************************************
8 * NOTE: This header file defines an interface to U-Boot. Including
9 * this (unmodified) header file in another file is considered normal
10 * use of U-Boot, and does *not* fall under the heading of "derived
11 * work".
12 ********************************************************************
13 */
14
15#ifndef __ASM_GENERIC_U_BOOT_H__
16#define __ASM_GENERIC_U_BOOT_H__
17
18/*
19 * Board information passed to Linux kernel from U-Boot
20 *
21 * include/asm-ppc/u-boot.h
22 */
23
24#ifndef __ASSEMBLY__
25
Simon Glass2dc9c342020-05-10 11:40:01 -060026#include <asm/types.h>
Masahiro Yamadae194d2a2020-02-25 02:24:17 +090027#include <linux/types.h>
28
Masahiro Yamada54e07592020-06-26 15:13:35 +090029struct bd_info {
Simon Glass4c0dc6d2013-03-05 14:39:35 +000030 unsigned long bi_flashstart; /* start of FLASH memory */
31 unsigned long bi_flashsize; /* size of FLASH memory */
32 unsigned long bi_flashoffset; /* reserved area for startup monitor */
33 unsigned long bi_sramstart; /* start of SRAM memory */
34 unsigned long bi_sramsize; /* size of SRAM memory */
35#ifdef CONFIG_ARM
36 unsigned long bi_arm_freq; /* arm frequency */
37 unsigned long bi_dsp_freq; /* dsp core frequency */
38 unsigned long bi_ddr_freq; /* ddr frequency */
39#endif
Christophe Leroyb3510fb2018-03-16 17:20:41 +010040#if defined(CONFIG_MPC8xx) || defined(CONFIG_E500) || defined(CONFIG_MPC86xx)
Simon Glass4c0dc6d2013-03-05 14:39:35 +000041 unsigned long bi_immr_base; /* base of IMMR register */
42#endif
Heiko Schocher6f90e582017-06-14 05:49:40 +020043#if defined(CONFIG_M68K)
Simon Glass4c0dc6d2013-03-05 14:39:35 +000044 unsigned long bi_mbar_base; /* base of internal registers */
45#endif
46#if defined(CONFIG_MPC83xx)
47 unsigned long bi_immrbar;
48#endif
Simon Glass4c0dc6d2013-03-05 14:39:35 +000049 unsigned long bi_bootflags; /* boot / reboot flag (Unused) */
50 unsigned long bi_ip_addr; /* IP Address */
51 unsigned char bi_enetaddr[6]; /* OLD: see README.enetaddr */
52 unsigned short bi_ethspeed; /* Ethernet speed in Mbps */
53 unsigned long bi_intfreq; /* Internal Freq, in MHz */
54 unsigned long bi_busfreq; /* Bus Freq, in MHz */
55#if defined(CONFIG_CPM2)
56 unsigned long bi_cpmfreq; /* CPM_CLK Freq, in MHz */
57 unsigned long bi_brgfreq; /* BRG_CLK Freq, in MHz */
58 unsigned long bi_sccfreq; /* SCC_CLK Freq, in MHz */
59 unsigned long bi_vco; /* VCO Out from PLL, in MHz */
60#endif
Heiko Schocher6f90e582017-06-14 05:49:40 +020061#if defined(CONFIG_M68K)
Simon Glass4c0dc6d2013-03-05 14:39:35 +000062 unsigned long bi_pcifreq; /* PCI Bus Freq, in MHz */
63#endif
Alison Wang8f6d8f32015-02-12 18:33:15 +080064#if defined(CONFIG_EXTRA_CLOCK)
65 unsigned long bi_inpfreq; /* input Freq in MHz */
66 unsigned long bi_vcofreq; /* vco Freq in MHz */
67 unsigned long bi_flbfreq; /* Flexbus Freq in MHz */
68#endif
Simon Glass4c0dc6d2013-03-05 14:39:35 +000069 ulong bi_arch_number; /* unique id for this board */
70 ulong bi_boot_params; /* where this board expects params */
Simon Glass4c0dc6d2013-03-05 14:39:35 +000071 struct { /* RAM configuration */
Bin Mengc8964482015-08-06 01:31:20 -070072 phys_addr_t start;
73 phys_size_t size;
Simon Glass4c0dc6d2013-03-05 14:39:35 +000074 } bi_dram[CONFIG_NR_DRAM_BANKS];
Masahiro Yamada54e07592020-06-26 15:13:35 +090075};
Simon Glass4c0dc6d2013-03-05 14:39:35 +000076
77#endif /* __ASSEMBLY__ */
78
79#endif /* __ASM_GENERIC_U_BOOT_H__ */