blob: f03e42529761cb288c16caa2a4aac3a84789828a [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
Patrick Bruennba81b042016-11-04 11:57:02 +01002/*
3 * Copyright (C) 2015 Beckhoff Automation GmbH & Co. KG
4 * Patrick Bruenn <p.bruenn@beckhoff.com>
5 *
6 * Configuration settings for Beckhoff CX9020.
7 *
8 * Based on Freescale's Linux i.MX mx53loco.h file:
9 * Copyright (C) 2010-2011 Freescale Semiconductor.
Patrick Bruennba81b042016-11-04 11:57:02 +010010 */
11
12#ifndef __CONFIG_H
13#define __CONFIG_H
14
15#include <asm/arch/imx-regs.h>
16
Patrick Bruennba81b042016-11-04 11:57:02 +010017#define CONFIG_SYS_FSL_CLK
18
Patrick Bruennba81b042016-11-04 11:57:02 +010019#define CONFIG_MXC_UART_BASE UART2_BASE
20
21#define CONFIG_FPGA_COUNT 1
22
23/* MMC Configs */
Patrick Bruennba81b042016-11-04 11:57:02 +010024#define CONFIG_SYS_FSL_ESDHC_ADDR 0
25#define CONFIG_SYS_FSL_ESDHC_NUM 2
26
Patrick Bruennba81b042016-11-04 11:57:02 +010027/* bootz: zImage/initrd.img support */
Patrick Bruennba81b042016-11-04 11:57:02 +010028
Patrick Bruennba81b042016-11-04 11:57:02 +010029
30/* USB Configs */
Patrick Bruennba81b042016-11-04 11:57:02 +010031#define CONFIG_MXC_USB_PORT 1
32#define CONFIG_MXC_USB_PORTSC (PORT_PTS_UTMI | PORT_PTS_PTW)
33#define CONFIG_MXC_USB_FLAGS 0
34
Patrick Bruennba81b042016-11-04 11:57:02 +010035/* Command definition */
Patrick Bruennba81b042016-11-04 11:57:02 +010036
Steffen Dirkwinkelab0ed602019-10-23 07:40:43 +020037#define BOOT_TARGET_DEVICES(func) \
38 func(MMC, mmc, 0) \
39 func(MMC, mmc, 1) \
40 func(USB, usb, 0) \
41 func(PXE, pxe, na)
42
43#include <config_distro_bootcmd.h>
44
Patrick Bruennba81b042016-11-04 11:57:02 +010045#define CONFIG_EXTRA_ENV_SETTINGS \
Steffen Dirkwinkelab0ed602019-10-23 07:40:43 +020046 "fdt_addr_r=0x75000000\0" \
Patrick Bruenn2ef943e2017-07-11 11:23:21 +020047 "pxefile_addr_r=0x73000000\0" \
Steffen Dirkwinkelab0ed602019-10-23 07:40:43 +020048 "scriptaddr=0x74000000\0" \
49 "ramdisk_addr_r=0x80000000\0" \
50 "kernel_addr_r=0x72000000\0" \
51 "fdt_high=0xffffffff\0" \
Patrick Bruennba81b042016-11-04 11:57:02 +010052 "console=ttymxc1,115200\0" \
Steffen Dirkwinkela2cab662019-10-23 07:40:42 +020053 "stdin=serial\0" \
54 "stdout=serial,vidconsole\0" \
55 "stderr=serial,vidconsole\0" \
Steffen Dirkwinkelab0ed602019-10-23 07:40:43 +020056 "fdtfile=imx53-cx9020.dtb\0" \
57 BOOTENV
Patrick Bruennba81b042016-11-04 11:57:02 +010058
59#define CONFIG_ARP_TIMEOUT 200UL
60
61/* Miscellaneous configurable options */
Patrick Bruennba81b042016-11-04 11:57:02 +010062#define CONFIG_SYS_CBSIZE 512 /* Console I/O Buffer Size */
63
Patrick Bruennba81b042016-11-04 11:57:02 +010064/* Physical Memory Map */
Patrick Bruennba81b042016-11-04 11:57:02 +010065#define PHYS_SDRAM_1 CSD0_BASE_ADDR
66#define PHYS_SDRAM_1_SIZE (gd->bd->bi_dram[0].size)
67#define PHYS_SDRAM_2 CSD1_BASE_ADDR
68#define PHYS_SDRAM_2_SIZE (gd->bd->bi_dram[1].size)
69#define PHYS_SDRAM_SIZE (gd->ram_size)
70
71#define CONFIG_SYS_SDRAM_BASE (PHYS_SDRAM_1)
72#define CONFIG_SYS_INIT_RAM_ADDR (IRAM_BASE_ADDR)
73#define CONFIG_SYS_INIT_RAM_SIZE (IRAM_SIZE)
74
75#define CONFIG_SYS_INIT_SP_OFFSET \
76 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
77#define CONFIG_SYS_INIT_SP_ADDR \
78 (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
79
Masahiro Yamada8cea9b52017-02-11 22:43:54 +090080/* environment organization */
Patrick Bruennba81b042016-11-04 11:57:02 +010081
82/* Framebuffer and LCD */
Steffen Dirkwinkel31736182019-04-17 13:57:17 +020083#define CONFIG_IMX_VIDEO_SKIP
Patrick Bruennba81b042016-11-04 11:57:02 +010084
85#endif /* __CONFIG_H */