Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 22286ee9c03c21ec8b26814a399ee6c533f98b66 / . / drivers / mmc / pic32_sdhci.c
blob: fe555106a1d36722a6968cb2bf121d86ea74ab28 [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -0400[diff] [blame]1// SPDX-License-Identifier: GPL-2.0+
Andrei Pistiricabe033172016-01-28 15:30:18 +0530[diff] [blame]2/*
3 * Support of SDHCI for Microchip PIC32 SoC.
4 *
5 * Copyright (C) 2015 Microchip Technology Inc.
6 * Andrei Pistirica <andrei.pistirica@microchip.com>
Andrei Pistiricabe033172016-01-28 15:30:18 +0530[diff] [blame]7 */
8
Simon Glass51a3ec32017-05-17 17:18:07 -0600[diff] [blame]9#include <dm.h>
Andrei Pistiricabe033172016-01-28 15:30:18 +0530[diff] [blame]10#include <sdhci.h>
John Robertsonf9286d42020-09-01 02:55:14 +0000[diff] [blame]11#include <clk.h>
Simon Glass3ba929a2020-10-30 21:38:53 -0600[diff] [blame]12#include <linux/errno.h>
13#include <mach/pic32.h>
Andrei Pistiricabe033172016-01-28 15:30:18 +0530[diff] [blame]14
John Robertsonf9286d42020-09-01 02:55:14 +0000[diff] [blame]15struct pic32_sdhci_plat {
16 struct mmc_config cfg;
17 struct mmc mmc;
Jaehoon Chung9174eb42016-12-30 15:30:14 +0900[diff] [blame]18};
19
Andrei Pistiricabe033172016-01-28 15:30:18 +0530[diff] [blame]20static int pic32_sdhci_probe(struct udevice *dev)
21{
John Robertsonf9286d42020-09-01 02:55:14 +0000[diff] [blame]22 struct mmc_uclass_priv *upriv = dev_get_uclass_priv(dev);
Simon Glassfa20e932020-12-03 16:55:20 -0700[diff] [blame]23 struct pic32_sdhci_plat *plat = dev_get_plat(dev);
Andrei Pistiricabe033172016-01-28 15:30:18 +0530[diff] [blame]24 struct sdhci_host *host = dev_get_priv(dev);
John Robertsonf9286d42020-09-01 02:55:14 +0000[diff] [blame]25
26 struct clk clk;
27 ulong clk_rate;
Andrei Pistiricabe033172016-01-28 15:30:18 +0530[diff] [blame]28 int ret;
29
John Robertsonf9286d42020-09-01 02:55:14 +0000[diff] [blame]30 ret = clk_get_by_name(dev, "base_clk", &clk);
31 if (ret)
32 return ret;
33
34 clk_rate = clk_get_rate(&clk);
35 clk_free(&clk);
36
37 if (IS_ERR_VALUE(clk_rate))
38 return clk_rate;
39
40 host->ioaddr = dev_remap_addr(dev);
41
42 if (!host->ioaddr)
Andrei Pistiricabe033172016-01-28 15:30:18 +0530[diff] [blame]43 return -EINVAL;
44
Masahiro Yamadaa4405612016-04-22 20:59:31 +0900[diff] [blame]45 host->name = dev->name;
Jaehoon Chung730a5952016-12-30 15:30:15 +0900[diff] [blame]46 host->quirks = SDHCI_QUIRK_NO_HISPD_BIT;
John Robertsonf9286d42020-09-01 02:55:14 +0000[diff] [blame]47 host->bus_width = dev_read_u32_default(dev, "bus-width", 4);
48 host->max_clk = clk_rate;
49
50 host->mmc = &plat->mmc;
51 host->mmc->dev = dev;
Andrei Pistiricabe033172016-01-28 15:30:18 +0530[diff] [blame]52
John Robertsonf9286d42020-09-01 02:55:14 +0000[diff] [blame]53 ret = sdhci_setup_cfg(&plat->cfg, host, 0, 0);
54 if (ret)
Andrei Pistiricabe033172016-01-28 15:30:18 +0530[diff] [blame]55 return ret;
Andrei Pistiricabe033172016-01-28 15:30:18 +0530[diff] [blame]56
John Robertsonf9286d42020-09-01 02:55:14 +0000[diff] [blame]57 host->mmc->priv = host;
58 upriv->mmc = host->mmc;
Stefan Herbrechtsmeierbc47e0e2017-01-17 15:58:48 +0100[diff] [blame]59
John Robertsonf9286d42020-09-01 02:55:14 +0000[diff] [blame]60 ret = sdhci_probe(dev);
Simon Glass77ca42b2016-05-01 13:52:34 -0600[diff] [blame]61 if (ret)
62 return ret;
John Robertsonf9286d42020-09-01 02:55:14 +0000[diff] [blame]63
64 if (!dev_read_bool(dev, "microchip,use-sdcd")) {
65 // Use workaround 1 for erratum #15 by default
66 u8 ctrl = sdhci_readb(host, SDHCI_HOST_CONTROL);
67 ctrl = (ctrl & ~SDHCI_CTRL_CD_TEST_INS) | SDHCI_CTRL_CD_TEST;
68 sdhci_writeb(host, ctrl, SDHCI_HOST_CONTROL);
69 }
Simon Glass77ca42b2016-05-01 13:52:34 -0600[diff] [blame]70
71 return 0;
Andrei Pistiricabe033172016-01-28 15:30:18 +0530[diff] [blame]72}
73
John Robertsonf9286d42020-09-01 02:55:14 +0000[diff] [blame]74static int pic32_sdhci_bind(struct udevice *dev)
75{
Simon Glassfa20e932020-12-03 16:55:20 -0700[diff] [blame]76 struct pic32_sdhci_plat *plat = dev_get_plat(dev);
John Robertsonf9286d42020-09-01 02:55:14 +0000[diff] [blame]77
78 return sdhci_bind(dev, &plat->mmc, &plat->cfg);
79}
80
Andrei Pistiricabe033172016-01-28 15:30:18 +0530[diff] [blame]81static const struct udevice_id pic32_sdhci_ids[] = {
82 { .compatible = "microchip,pic32mzda-sdhci" },
83 { }
84};
85
86U_BOOT_DRIVER(pic32_sdhci_drv) = {
87 .name = "pic32_sdhci",
88 .id = UCLASS_MMC,
89 .of_match = pic32_sdhci_ids,
John Robertsonf9286d42020-09-01 02:55:14 +0000[diff] [blame]90 .ops = &sdhci_ops,
91 .bind = pic32_sdhci_bind,
Andrei Pistiricabe033172016-01-28 15:30:18 +0530[diff] [blame]92 .probe = pic32_sdhci_probe,
Simon Glass8a2b47f2020-12-03 16:55:17 -0700[diff] [blame]93 .priv_auto = sizeof(struct sdhci_host),
Simon Glass71fa5b42020-12-03 16:55:18 -0700[diff] [blame]94 .plat_auto = sizeof(struct pic32_sdhci_plat)
Andrei Pistiricabe033172016-01-28 15:30:18 +0530[diff] [blame]95};