blob: fa02f195ff7790a3b00bf762861b27bed783b728 [file] [log] [blame]
Matt Porter57da6662013-03-15 10:07:04 +00001/*
2 * hardware_am33xx.h
3 *
4 * AM33xx hardware specific header
5 *
6 * Copyright (C) 2013, Texas Instruments, Incorporated - http://www.ti.com/
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR /PURPOSE. See the
16 * GNU General Public License for more details.
17 */
18
19#ifndef __AM33XX_HARDWARE_AM33XX_H
20#define __AM33XX_HARDWARE_AM33XX_H
21
Matt Porter691fbe32013-03-15 10:07:06 +000022/* Module base addresses */
23
24/* UART Base Address */
25#define UART0_BASE 0x44E09000
26
27/* GPIO Base address */
28#define GPIO2_BASE 0x481AC000
29
30/* Watchdog Timer */
31#define WDT_BASE 0x44E35000
32
33/* Control Module Base Address */
34#define CTRL_BASE 0x44E10000
35#define CTRL_DEVICE_BASE 0x44E10600
36
37/* PRCM Base Address */
38#define PRCM_BASE 0x44E00000
39
Matt Porter57da6662013-03-15 10:07:04 +000040/* VTP Base address */
41#define VTP0_CTRL_ADDR 0x44E10E0C
42
43/* DDR Base address */
44#define DDR_PHY_CMD_ADDR 0x44E12000
45#define DDR_PHY_DATA_ADDR 0x44E120C8
46#define DDR_DATA_REGS_NR 2
47
Matt Porter691fbe32013-03-15 10:07:06 +000048/* CPSW Config space */
49#define CPSW_MDIO_BASE 0x4A101000
50
51/* RTC base address */
52#define RTC_BASE 0x44E3E000
53
Matt Porter57da6662013-03-15 10:07:04 +000054#endif /* __AM33XX_HARDWARE_AM33XX_H */