blob: f86567fcaf4ff4f7f0938467bffbc8c1cb90aeb1 [file] [log] [blame]
Jagan Teki8967dea2023-01-30 20:27:45 +05301// SPDX-License-Identifier: GPL-2.0+
2/*
3 * (C) Copyright 2021 Rockchip Electronics Co., Ltd
4 */
5
Jagan Teki8967dea2023-01-30 20:27:45 +05306#include <dm.h>
7#include <syscon.h>
8#include <asm/arch-rockchip/clock.h>
9
10static const struct udevice_id rk3588_syscon_ids[] = {
11 { .compatible = "rockchip,rk3588-sys-grf", .data = ROCKCHIP_SYSCON_GRF },
Jonas Karlman592101d2024-01-26 22:14:52 +000012 { .compatible = "rockchip,rk3588-pmugrf", .data = ROCKCHIP_SYSCON_PMUGRF },
Jagan Teki8967dea2023-01-30 20:27:45 +053013 { .compatible = "rockchip,rk3588-vop-grf", .data = ROCKCHIP_SYSCON_VOP_GRF },
14 { .compatible = "rockchip,rk3588-vo-grf", .data = ROCKCHIP_SYSCON_VO_GRF },
15 { .compatible = "rockchip,pcie30-phy-grf", .data = ROCKCHIP_SYSCON_PCIE30_PHY_GRF },
16 { .compatible = "rockchip,rk3588-php-grf", .data = ROCKCHIP_SYSCON_PHP_GRF },
17 { .compatible = "rockchip,pipe-phy-grf", .data = ROCKCHIP_SYSCON_PIPE_PHY0_GRF },
18 { .compatible = "rockchip,pipe-phy-grf", .data = ROCKCHIP_SYSCON_PIPE_PHY1_GRF },
19 { .compatible = "rockchip,pipe-phy-grf", .data = ROCKCHIP_SYSCON_PIPE_PHY2_GRF },
20 { .compatible = "rockchip,rk3588-pmu", .data = ROCKCHIP_SYSCON_PMU },
21 { }
22};
23
24U_BOOT_DRIVER(syscon_rk3588) = {
25 .name = "rk3588_syscon",
26 .id = UCLASS_SYSCON,
27 .of_match = rk3588_syscon_ids,
28#if CONFIG_IS_ENABLED(OF_REAL)
29 .bind = dm_scan_fdt_dev,
30#endif
31};