Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 219e52c44cd21f75636527fc583d9fe9379792be / . / configs / nanopi-r2c-rk3328_defconfig
blob: 533dc1029f73fffc5ee3f12196f2fcf4e46b8a27 [file] [log] [blame]
Tianling Shen905dfa22023-04-11 18:14:49 +0800[diff] [blame]1CONFIG_ARM=y
2CONFIG_SKIP_LOWLEVEL_INIT=y
3CONFIG_COUNTER_FREQUENCY=24000000
4CONFIG_ARCH_ROCKCHIP=y
Tianling Shen905dfa22023-04-11 18:14:49 +0800[diff] [blame]5CONFIG_SPL_GPIO=y
6CONFIG_NR_DRAM_BANKS=1
Tom Rini3d2b97c2023-05-29 10:43:26 -0400[diff] [blame]7CONFIG_SF_DEFAULT_SPEED=20000000
Tianling Shen905dfa22023-04-11 18:14:49 +0800[diff] [blame]8CONFIG_ENV_OFFSET=0x3F8000
Jonas Karlmaned6f48e2024-05-04 19:42:55 +0000[diff] [blame]9CONFIG_DEFAULT_DEVICE_TREE="rockchip/rk3328-nanopi-r2c"
Tianling Shen905dfa22023-04-11 18:14:49 +0800[diff] [blame]10CONFIG_DM_RESET=y
11CONFIG_ROCKCHIP_RK3328=y
Tianling Shen905dfa22023-04-11 18:14:49 +0800[diff] [blame]12CONFIG_DEBUG_UART_BASE=0xFF130000
13CONFIG_DEBUG_UART_CLOCK=24000000
14CONFIG_SYS_LOAD_ADDR=0x800800
15CONFIG_DEBUG_UART=y
16# CONFIG_ANDROID_BOOT_IMAGE is not set
17CONFIG_FIT=y
18CONFIG_FIT_VERBOSE=y
Jonas Karlmanb03dfd12024-02-17 00:22:32 +0000[diff] [blame]19CONFIG_SPL_FIT_SIGNATURE=y
Tianling Shen905dfa22023-04-11 18:14:49 +0800[diff] [blame]20CONFIG_SPL_LOAD_FIT=y
Jonas Karlmanb03dfd12024-02-17 00:22:32 +0000[diff] [blame]21CONFIG_LEGACY_IMAGE_FORMAT=y
Tianling Shen905dfa22023-04-11 18:14:49 +0800[diff] [blame]22CONFIG_DEFAULT_FDT_FILE="rockchip/rk3328-nanopi-r2c.dtb"
23# CONFIG_DISPLAY_CPUINFO is not set
24CONFIG_DISPLAY_BOARDINFO_LATE=y
Tianling Shen905dfa22023-04-11 18:14:49 +0800[diff] [blame]25CONFIG_SPL_MAX_SIZE=0x40000
26CONFIG_SPL_PAD_TO=0x7f8000
Tianling Shen905dfa22023-04-11 18:14:49 +0800[diff] [blame]27# CONFIG_SPL_RAW_IMAGE_SUPPORT is not set
Tianling Shen905dfa22023-04-11 18:14:49 +0800[diff] [blame]28CONFIG_SPL_POWER=y
29CONFIG_SPL_ATF=y
30CONFIG_SPL_ATF_NO_PLATFORM_PARAM=y
Tianling Shen905dfa22023-04-11 18:14:49 +0800[diff] [blame]31CONFIG_CMD_BOOTZ=y
Jonas Karlmanb03dfd12024-02-17 00:22:32 +0000[diff] [blame]32CONFIG_CMD_GPIO=y
Tianling Shen905dfa22023-04-11 18:14:49 +0800[diff] [blame]33CONFIG_CMD_GPT=y
34CONFIG_CMD_MMC=y
35CONFIG_CMD_USB=y
Jonas Karlman08295ac2024-03-10 18:51:00 +0000[diff] [blame]36CONFIG_CMD_ROCKUSB=y
37CONFIG_CMD_USB_MASS_STORAGE=y
Tianling Shen905dfa22023-04-11 18:14:49 +0800[diff] [blame]38# CONFIG_CMD_SETEXPR is not set
39CONFIG_CMD_TIME=y
Jonas Karlmanb03dfd12024-02-17 00:22:32 +0000[diff] [blame]40CONFIG_CMD_REGULATOR=y
Tianling Shen905dfa22023-04-11 18:14:49 +0800[diff] [blame]41CONFIG_SPL_OF_CONTROL=y
42CONFIG_TPL_OF_CONTROL=y
43CONFIG_OF_SPL_REMOVE_PROPS="clock-names interrupt-parent assigned-clocks assigned-clock-rates assigned-clock-parents"
44CONFIG_TPL_OF_PLATDATA=y
45CONFIG_ENV_IS_IN_MMC=y
46CONFIG_SYS_RELOC_GD_ENV_ADDR=y
47CONFIG_SYS_MMC_ENV_DEV=1
Tianling Shen905dfa22023-04-11 18:14:49 +0800[diff] [blame]48CONFIG_TPL_DM=y
Jonas Karlmanb03dfd12024-02-17 00:22:32 +0000[diff] [blame]49CONFIG_SPL_DM_SEQ_ALIAS=y
Tianling Shen905dfa22023-04-11 18:14:49 +0800[diff] [blame]50CONFIG_REGMAP=y
51CONFIG_SPL_REGMAP=y
52CONFIG_TPL_REGMAP=y
53CONFIG_SYSCON=y
54CONFIG_SPL_SYSCON=y
55CONFIG_TPL_SYSCON=y
56CONFIG_CLK=y
57CONFIG_SPL_CLK=y
58CONFIG_FASTBOOT_BUF_ADDR=0x800800
59CONFIG_FASTBOOT_CMD_OEM_FORMAT=y
60CONFIG_ROCKCHIP_GPIO=y
61CONFIG_SYS_I2C_ROCKCHIP=y
62CONFIG_MMC_DW=y
63CONFIG_MMC_DW_ROCKCHIP=y
Jonas Karlmanb03dfd12024-02-17 00:22:32 +0000[diff] [blame]64CONFIG_PHY_MOTORCOMM=y
65CONFIG_PHY_REALTEK=y
66CONFIG_DM_MDIO=y
67CONFIG_DM_ETH_PHY=y
68CONFIG_PHY_GIGE=y
Tianling Shen905dfa22023-04-11 18:14:49 +0800[diff] [blame]69CONFIG_ETH_DESIGNWARE=y
70CONFIG_GMAC_ROCKCHIP=y
Jagan Tekibf0e1342023-06-06 22:39:18 +0530[diff] [blame]71CONFIG_PHY_ROCKCHIP_INNO_USB2=y
Tianling Shen905dfa22023-04-11 18:14:49 +0800[diff] [blame]72CONFIG_PINCTRL=y
73CONFIG_SPL_PINCTRL=y
74CONFIG_DM_PMIC=y
75CONFIG_PMIC_RK8XX=y
Tianling Shen905dfa22023-04-11 18:14:49 +0800[diff] [blame]76CONFIG_SPL_DM_REGULATOR=y
Tianling Shen905dfa22023-04-11 18:14:49 +0800[diff] [blame]77CONFIG_DM_REGULATOR_FIXED=y
78CONFIG_SPL_DM_REGULATOR_FIXED=y
Jonas Karlmanb03dfd12024-02-17 00:22:32 +0000[diff] [blame]79CONFIG_DM_REGULATOR_GPIO=y
80CONFIG_SPL_DM_REGULATOR_GPIO=y
Tianling Shen905dfa22023-04-11 18:14:49 +0800[diff] [blame]81CONFIG_REGULATOR_RK8XX=y
82CONFIG_PWM_ROCKCHIP=y
83CONFIG_RAM=y
84CONFIG_SPL_RAM=y
85CONFIG_TPL_RAM=y
Jonas Karlmanb03dfd12024-02-17 00:22:32 +0000[diff] [blame]86CONFIG_DM_RNG=y
87CONFIG_RNG_ROCKCHIP=y
Tianling Shen905dfa22023-04-11 18:14:49 +0800[diff] [blame]88CONFIG_BAUDRATE=1500000
89CONFIG_DEBUG_UART_SHIFT=2
90CONFIG_SYS_NS16550_MEM32=y
91CONFIG_SYSINFO=y
92CONFIG_SYSRESET=y
93# CONFIG_TPL_SYSRESET is not set
94CONFIG_USB=y
Jonas Karlman08295ac2024-03-10 18:51:00 +0000[diff] [blame]95CONFIG_DM_USB_GADGET=y
Tianling Shen905dfa22023-04-11 18:14:49 +0800[diff] [blame]96CONFIG_USB_XHCI_HCD=y
Jonas Karlman08295ac2024-03-10 18:51:00 +0000[diff] [blame]97CONFIG_USB_XHCI_DWC3=y
Tianling Shen905dfa22023-04-11 18:14:49 +0800[diff] [blame]98CONFIG_USB_EHCI_HCD=y
99CONFIG_USB_EHCI_GENERIC=y
100CONFIG_USB_OHCI_HCD=y
101CONFIG_USB_OHCI_GENERIC=y
Tianling Shen905dfa22023-04-11 18:14:49 +0800[diff] [blame]102CONFIG_USB_DWC3=y
103# CONFIG_USB_DWC3_GADGET is not set
Tianling Shen905dfa22023-04-11 18:14:49 +0800[diff] [blame]104CONFIG_USB_GADGET=y
105CONFIG_USB_GADGET_DWC2_OTG=y
Jonas Karlman08295ac2024-03-10 18:51:00 +0000[diff] [blame]106CONFIG_USB_FUNCTION_ROCKUSB=y
Tianling Shen905dfa22023-04-11 18:14:49 +0800[diff] [blame]107CONFIG_SPL_TINY_MEMSET=y
108CONFIG_TPL_TINY_MEMSET=y
109CONFIG_ERRNO_STR=y