blob: 53c6ae0649064f1227a7556a179ec06d62edab08 [file] [log] [blame]
Robert Markoe7a34f12020-07-06 10:37:54 +02001/* SPDX-License-Identifier: GPL-2.0+ */
2/*
Robert Marko51bf26f2024-04-22 13:43:25 +02003 * Qualcomm common pin control data.
Robert Markoe7a34f12020-07-06 10:37:54 +02004 *
Robert Marko51bf26f2024-04-22 13:43:25 +02005 * Copyright (C) 2023 Linaro Ltd.
Robert Markoe7a34f12020-07-06 10:37:54 +02006 */
Robert Marko51bf26f2024-04-22 13:43:25 +02007#ifndef _QCOM_GPIO_H_
8#define _QCOM_GPIO_H_
9
10#include <asm/types.h>
11#include <stdbool.h>
12
13struct msm_pin_data {
14 int pin_count;
15 const unsigned int *pin_offsets;
16 /* Index of first special pin, these are ignored for now */
17 unsigned int special_pins_start;
18};
19
20static inline u32 qcom_pin_offset(const unsigned int *offs, unsigned int selector)
21{
22 u32 out = (selector * 0x1000);
23
24 if (offs)
25 return out + offs[selector];
26
27 return out;
28}
29
30static inline bool qcom_is_special_pin(const struct msm_pin_data *pindata, unsigned int pin)
31{
32 return pindata->special_pins_start && pin >= pindata->special_pins_start;
33}
34
35#endif /* _QCOM_GPIO_H_ */