Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 20dd2faf3f31c96515113f94b144cc10721b26b1 / . / include / asm-arm / arch-at91rm9200 / AT91RM9200.h
blob: 07ae1123fe2ed30879d62b7df3b58dba74870553 [file] [log] [blame]
wdenk381669a2003-06-16 23:50:08 +0000[diff] [blame]1/*
2 * (C) Copyright 2003
3 * AT91RM9200 definitions
4 * Author : ATMEL AT91 application group
5 *
6 * See file CREDITS for list of people who contributed to this
7 * project.
8 *
9 * This program is free software; you can redistribute it and/or
10 * modify it under the terms of the GNU General Public License as
11 * published by the Free Software Foundation; either version 2 of
12 * the License, or (at your option) any later version.
13 *
14 * This program is distributed in the hope that it will be useful,
15 * but WITHOUT ANY WARRANTY; without even the implied warranty of
16 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
17 * GNU General Public License for more details.
18 *
19 * You should have received a copy of the GNU General Public License
20 * along with this program; if not, write to the Free Software
21 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
22 * MA 02111-1307 USA
23 */
wdenk57b2d802003-06-27 21:31:46 +0000[diff] [blame]24
wdenk8dba0502003-03-31 16:34:49 +0000[diff] [blame]25#ifndef AT91RM9200_H
26#define AT91RM9200_H
27
28typedef volatile unsigned int AT91_REG;/* Hardware register definition */
29
30/* ***************************************************************************** */
31/* SOFTWARE API DEFINITION FOR Timer Counter Channel Interface */
32/* ***************************************************************************** */
33typedef struct _AT91S_TC {
34 AT91_REG TC_CCR; /* Channel Control Register */
35 AT91_REG TC_CMR; /* Channel Mode Register */
36 AT91_REG Reserved0[2]; /* */
37 AT91_REG TC_CV; /* Counter Value */
38 AT91_REG TC_RA; /* Register A */
39 AT91_REG TC_RB; /* Register B */
40 AT91_REG TC_RC; /* Register C */
41 AT91_REG TC_SR; /* Status Register */
42 AT91_REG TC_IER; /* Interrupt Enable Register */
43 AT91_REG TC_IDR; /* Interrupt Disable Register */
44 AT91_REG TC_IMR; /* Interrupt Mask Register */
45} AT91S_TC, *AT91PS_TC;
46
wdenk381669a2003-06-16 23:50:08 +0000[diff] [blame]47#define AT91C_TC_TIMER_DIV1_CLOCK ((unsigned int) 0x0 << 0) /* (TC) MCK/2 */
48#define AT91C_TC_TIMER_DIV2_CLOCK ((unsigned int) 0x1 << 0) /* (TC) MCK/8 */
49#define AT91C_TC_TIMER_DIV3_CLOCK ((unsigned int) 0x2 << 0) /* (TC) MCK/32 */
50#define AT91C_TC_TIMER_DIV4_CLOCK ((unsigned int) 0x3 << 0) /* (TC) MCK/128 */
51#define AT91C_TC_SLOW_CLOCK ((unsigned int) 0x4 << 0) /* (TC) SLOW CLK */
52#define AT91C_TC_XC0_CLOCK ((unsigned int) 0x5 << 0) /* (TC) XC0 */
53#define AT91C_TC_XC1_CLOCK ((unsigned int) 0x6 << 0) /* (TC) XC1 */
54#define AT91C_TC_XC2_CLOCK ((unsigned int) 0x7 << 0) /* (TC) XC2 */
55#define AT91C_TCB_TC0XC0S_NONE ((unsigned int) 0x1) /* (TCB) None signal connected to XC0 */
56#define AT91C_TCB_TC1XC1S_NONE ((unsigned int) 0x1 << 2) /* (TCB) None signal connected to XC1 */
57#define AT91C_TCB_TC2XC2S_NONE ((unsigned int) 0x1 << 4) /* (TCB) None signal connected to XC2 */
58#define AT91C_TC_CLKDIS ((unsigned int) 0x1 << 1) /* (TC) Counter Clock Disable Command */
59#define AT91C_TC_SWTRG ((unsigned int) 0x1 << 2) /* (TC) Software Trigger Command */
60#define AT91C_TC_CLKEN ((unsigned int) 0x1 << 0) /* (TC) Counter Clock Enable Command */
61
wdenk8dba0502003-03-31 16:34:49 +0000[diff] [blame]62/* ***************************************************************************** */
63/* SOFTWARE API DEFINITION FOR Usart */
64/* ***************************************************************************** */
65typedef struct _AT91S_USART {
66 AT91_REG US_CR; /* Control Register */
67 AT91_REG US_MR; /* Mode Register */
68 AT91_REG US_IER; /* Interrupt Enable Register */
69 AT91_REG US_IDR; /* Interrupt Disable Register */
70 AT91_REG US_IMR; /* Interrupt Mask Register */
71 AT91_REG US_CSR; /* Channel Status Register */
72 AT91_REG US_RHR; /* Receiver Holding Register */
73 AT91_REG US_THR; /* Transmitter Holding Register */
74 AT91_REG US_BRGR; /* Baud Rate Generator Register */
75 AT91_REG US_RTOR; /* Receiver Time-out Register */
76 AT91_REG US_TTGR; /* Transmitter Time-guard Register */
77 AT91_REG Reserved0[5]; /* */
78 AT91_REG US_FIDI; /* FI_DI_Ratio Register */
79 AT91_REG US_NER; /* Nb Errors Register */
80 AT91_REG US_XXR; /* XON_XOFF Register */
81 AT91_REG US_IF; /* IRDA_FILTER Register */
82 AT91_REG Reserved1[44]; /* */
83 AT91_REG US_RPR; /* Receive Pointer Register */
84 AT91_REG US_RCR; /* Receive Counter Register */
85 AT91_REG US_TPR; /* Transmit Pointer Register */
86 AT91_REG US_TCR; /* Transmit Counter Register */
87 AT91_REG US_RNPR; /* Receive Next Pointer Register */
88 AT91_REG US_RNCR; /* Receive Next Counter Register */
89 AT91_REG US_TNPR; /* Transmit Next Pointer Register */
90 AT91_REG US_TNCR; /* Transmit Next Counter Register */
91 AT91_REG US_PTCR; /* PDC Transfer Control Register */
92 AT91_REG US_PTSR; /* PDC Transfer Status Register */
93} AT91S_USART, *AT91PS_USART;
94
wdenk20dd2fa2004-11-21 00:06:33 +0000[diff] [blame^]95/************************************************************************/
96/* SOFTWARE API DEFINITION FOR Clock Generator Controler */
97/************************************************************************/
98typedef struct _AT91S_CKGR {
99 AT91_REG CKGR_MOR; /* Main Oscillator Register */
100 AT91_REG CKGR_MCFR; /* Main Clock Frequency Register */
101 AT91_REG CKGR_PLLAR; /* PLL A Register */
102 AT91_REG CKGR_PLLBR; /* PLL B Register */
103} AT91S_CKGR, *AT91PS_CKGR;
104
105/* -------- CKGR_MOR : (CKGR Offset: 0x0) Main Oscillator Register -------- */
106#define AT91C_CKGR_MOSCEN ((unsigned int) 0x1 << 0) /* (CKGR) Main Oscillator Enable */
107#define AT91C_CKGR_OSCTEST ((unsigned int) 0x1 << 1) /* (CKGR) Oscillator Test */
108#define AT91C_CKGR_OSCOUNT ((unsigned int) 0xFF << 8) /* (CKGR) Main Oscillator Start-up Time */
109/* -------- CKGR_MCFR : (CKGR Offset: 0x4) Main Clock Frequency Register -------- */
110#define AT91C_CKGR_MAINF ((unsigned int) 0xFFFF << 0) /* (CKGR) Main Clock Frequency */
111#define AT91C_CKGR_MAINRDY ((unsigned int) 0x1 << 16) /* (CKGR) Main Clock Ready */
112/* -------- CKGR_PLLAR : (CKGR Offset: 0x8) PLL A Register -------- */
113#define AT91C_CKGR_DIVA ((unsigned int) 0xFF << 0) /* (CKGR) Divider Selected */
114#define AT91C_CKGR_DIVA_0 ((unsigned int) 0x0) /* (CKGR) Divider output is 0 */
115#define AT91C_CKGR_DIVA_BYPASS ((unsigned int) 0x1) /* (CKGR) Divider is bypassed */
116#define AT91C_CKGR_PLLACOUNT ((unsigned int) 0x3F << 8) /* (CKGR) PLL A Counter */
117#define AT91C_CKGR_OUTA ((unsigned int) 0x3 << 14) /* (CKGR) PLL A Output Frequency Range */
118#define AT91C_CKGR_OUTA_0 ((unsigned int) 0x0 << 14) /* (CKGR) Please refer to the PLLA datasheet */
119#define AT91C_CKGR_OUTA_1 ((unsigned int) 0x1 << 14) /* (CKGR) Please refer to the PLLA datasheet */
120#define AT91C_CKGR_OUTA_2 ((unsigned int) 0x2 << 14) /* (CKGR) Please refer to the PLLA datasheet */
121#define AT91C_CKGR_OUTA_3 ((unsigned int) 0x3 << 14) /* (CKGR) Please refer to the PLLA datasheet */
122#define AT91C_CKGR_MULA ((unsigned int) 0x7FF << 16) /* (CKGR) PLL A Multiplier */
123#define AT91C_CKGR_SRCA ((unsigned int) 0x1 << 29) /* (CKGR) PLL A Source */
124/* -------- CKGR_PLLBR : (CKGR Offset: 0xc) PLL B Register -------- */
125#define AT91C_CKGR_DIVB ((unsigned int) 0xFF << 0) /* (CKGR) Divider Selected */
126#define AT91C_CKGR_DIVB_0 ((unsigned int) 0x0) /* (CKGR) Divider output is 0 */
127#define AT91C_CKGR_DIVB_BYPASS ((unsigned int) 0x1) /* (CKGR) Divider is bypassed */
128#define AT91C_CKGR_PLLBCOUNT ((unsigned int) 0x3F << 8) /* (CKGR) PLL B Counter */
129#define AT91C_CKGR_OUTB ((unsigned int) 0x3 << 14) /* (CKGR) PLL B Output Frequency Range */
130#define AT91C_CKGR_OUTB_0 ((unsigned int) 0x0 << 14) /* (CKGR) Please refer to the PLLB datasheet */
131#define AT91C_CKGR_OUTB_1 ((unsigned int) 0x1 << 14) /* (CKGR) Please refer to the PLLB datasheet */
132#define AT91C_CKGR_OUTB_2 ((unsigned int) 0x2 << 14) /* (CKGR) Please refer to the PLLB datasheet */
133#define AT91C_CKGR_OUTB_3 ((unsigned int) 0x3 << 14) /* (CKGR) Please refer to the PLLB datasheet */
134#define AT91C_CKGR_MULB ((unsigned int) 0x7FF << 16) /* (CKGR) PLL B Multiplier */
135#define AT91C_CKGR_USB_96M ((unsigned int) 0x1 << 28) /* (CKGR) Divider for USB Ports */
136#define AT91C_CKGR_USB_PLL ((unsigned int) 0x1 << 29) /* (CKGR) PLL Use */
137
138/* ************************************************************************* */
wdenk8dba0502003-03-31 16:34:49 +0000[diff] [blame]139/* SOFTWARE API DEFINITION FOR Parallel Input Output Controler */
wdenk20dd2fa2004-11-21 00:06:33 +0000[diff] [blame^]140/* ************************************************************************* */
wdenk8dba0502003-03-31 16:34:49 +0000[diff] [blame]141typedef struct _AT91S_PIO {
142 AT91_REG PIO_PER; /* PIO Enable Register */
143 AT91_REG PIO_PDR; /* PIO Disable Register */
144 AT91_REG PIO_PSR; /* PIO Status Register */
145 AT91_REG Reserved0[1]; /* */
146 AT91_REG PIO_OER; /* Output Enable Register */
147 AT91_REG PIO_ODR; /* Output Disable Registerr */
148 AT91_REG PIO_OSR; /* Output Status Register */
149 AT91_REG Reserved1[1]; /* */
150 AT91_REG PIO_IFER; /* Input Filter Enable Register */
151 AT91_REG PIO_IFDR; /* Input Filter Disable Register */
152 AT91_REG PIO_IFSR; /* Input Filter Status Register */
153 AT91_REG Reserved2[1]; /* */
154 AT91_REG PIO_SODR; /* Set Output Data Register */
155 AT91_REG PIO_CODR; /* Clear Output Data Register */
156 AT91_REG PIO_ODSR; /* Output Data Status Register */
157 AT91_REG PIO_PDSR; /* Pin Data Status Register */
158 AT91_REG PIO_IER; /* Interrupt Enable Register */
159 AT91_REG PIO_IDR; /* Interrupt Disable Register */
160 AT91_REG PIO_IMR; /* Interrupt Mask Register */
161 AT91_REG PIO_ISR; /* Interrupt Status Register */
162 AT91_REG PIO_MDER; /* Multi-driver Enable Register */
163 AT91_REG PIO_MDDR; /* Multi-driver Disable Register */
164 AT91_REG PIO_MDSR; /* Multi-driver Status Register */
165 AT91_REG Reserved3[1]; /* */
166 AT91_REG PIO_PPUDR; /* Pull-up Disable Register */
167 AT91_REG PIO_PPUER; /* Pull-up Enable Register */
168 AT91_REG PIO_PPUSR; /* Pad Pull-up Status Register */
169 AT91_REG Reserved4[1]; /* */
170 AT91_REG PIO_ASR; /* Select A Register */
171 AT91_REG PIO_BSR; /* Select B Register */
172 AT91_REG PIO_ABSR; /* AB Select Status Register */
173 AT91_REG Reserved5[9]; /* */
174 AT91_REG PIO_OWER; /* Output Write Enable Register */
175 AT91_REG PIO_OWDR; /* Output Write Disable Register */
176 AT91_REG PIO_OWSR; /* Output Write Status Register */
177} AT91S_PIO, *AT91PS_PIO;
178
179
180/* ***************************************************************************** */
181/* SOFTWARE API DEFINITION FOR Debug Unit */
182/* ***************************************************************************** */
183typedef struct _AT91S_DBGU {
184 AT91_REG DBGU_CR; /* Control Register */
185 AT91_REG DBGU_MR; /* Mode Register */
186 AT91_REG DBGU_IER; /* Interrupt Enable Register */
187 AT91_REG DBGU_IDR; /* Interrupt Disable Register */
188 AT91_REG DBGU_IMR; /* Interrupt Mask Register */
189 AT91_REG DBGU_CSR; /* Channel Status Register */
190 AT91_REG DBGU_RHR; /* Receiver Holding Register */
191 AT91_REG DBGU_THR; /* Transmitter Holding Register */
192 AT91_REG DBGU_BRGR; /* Baud Rate Generator Register */
193 AT91_REG Reserved0[7]; /* */
194 AT91_REG DBGU_C1R; /* Chip ID1 Register */
195 AT91_REG DBGU_C2R; /* Chip ID2 Register */
196 AT91_REG DBGU_FNTR; /* Force NTRST Register */
197 AT91_REG Reserved1[45]; /* */
198 AT91_REG DBGU_RPR; /* Receive Pointer Register */
199 AT91_REG DBGU_RCR; /* Receive Counter Register */
200 AT91_REG DBGU_TPR; /* Transmit Pointer Register */
201 AT91_REG DBGU_TCR; /* Transmit Counter Register */
202 AT91_REG DBGU_RNPR; /* Receive Next Pointer Register */
203 AT91_REG DBGU_RNCR; /* Receive Next Counter Register */
204 AT91_REG DBGU_TNPR; /* Transmit Next Pointer Register */
205 AT91_REG DBGU_TNCR; /* Transmit Next Counter Register */
206 AT91_REG DBGU_PTCR; /* PDC Transfer Control Register */
207 AT91_REG DBGU_PTSR; /* PDC Transfer Status Register */
208} AT91S_DBGU, *AT91PS_DBGU;
209
wdenk381669a2003-06-16 23:50:08 +0000[diff] [blame]210/* -------- DBGU_IER : (DBGU Offset: 0x8) Debug Unit Interrupt Enable Register -------- */
211#define AT91C_US_RXRDY ((unsigned int) 0x1 << 0) /* (DBGU) RXRDY Interrupt */
212#define AT91C_US_TXRDY ((unsigned int) 0x1 << 1) /* (DBGU) TXRDY Interrupt */
213#define AT91C_US_ENDRX ((unsigned int) 0x1 << 3) /* (DBGU) End of Receive Transfer Interrupt */
214#define AT91C_US_ENDTX ((unsigned int) 0x1 << 4) /* (DBGU) End of Transmit Interrupt */
215#define AT91C_US_OVRE ((unsigned int) 0x1 << 5) /* (DBGU) Overrun Interrupt */
216#define AT91C_US_FRAME ((unsigned int) 0x1 << 6) /* (DBGU) Framing Error Interrupt */
217#define AT91C_US_PARE ((unsigned int) 0x1 << 7) /* (DBGU) Parity Error Interrupt */
218#define AT91C_US_TXEMPTY ((unsigned int) 0x1 << 9) /* (DBGU) TXEMPTY Interrupt */
219#define AT91C_US_TXBUFE ((unsigned int) 0x1 << 11) /* (DBGU) TXBUFE Interrupt */
220#define AT91C_US_RXBUFF ((unsigned int) 0x1 << 12) /* (DBGU) RXBUFF Interrupt */
221#define AT91C_US_COMM_TX ((unsigned int) 0x1 << 30) /* (DBGU) COMM_TX Interrupt */
222#define AT91C_US_COMM_RX ((unsigned int) 0x1 << 31) /* (DBGU) COMM_RX Interrupt */
223
224/* -------- DBGU_CR : (DBGU Offset: 0x0) Debug Unit Control Register -------- */
225#define AT91C_US_RSTRX ((unsigned int) 0x1 << 2) /* (DBGU) Reset Receiver */
226#define AT91C_US_RSTTX ((unsigned int) 0x1 << 3) /* (DBGU) Reset Transmitter */
227#define AT91C_US_RXEN ((unsigned int) 0x1 << 4) /* (DBGU) Receiver Enable */
228#define AT91C_US_RXDIS ((unsigned int) 0x1 << 5) /* (DBGU) Receiver Disable */
229#define AT91C_US_TXEN ((unsigned int) 0x1 << 6) /* (DBGU) Transmitter Enable */
230#define AT91C_US_TXDIS ((unsigned int) 0x1 << 7) /* (DBGU) Transmitter Disable */
231
232#define AT91C_US_CLKS_CLOCK ((unsigned int) 0x0 << 4) /* (USART) Clock */
233#define AT91C_US_CHRL_8_BITS ((unsigned int) 0x3 << 6) /* (USART) Character Length: 8 bits */
234#define AT91C_US_PAR_NONE ((unsigned int) 0x4 << 9) /* (DBGU) No Parity */
235#define AT91C_US_NBSTOP_1_BIT ((unsigned int) 0x0 << 12) /* (USART) 1 stop bit */
wdenk8dba0502003-03-31 16:34:49 +0000[diff] [blame]236
237/* ***************************************************************************** */
238/* SOFTWARE API DEFINITION FOR Static Memory Controller 2 Interface */
239/* ***************************************************************************** */
240typedef struct _AT91S_SMC2 {
241 AT91_REG SMC2_CSR[8]; /* SMC2 Chip Select Register */
242} AT91S_SMC2, *AT91PS_SMC2;
243
wdenk20dd2fa2004-11-21 00:06:33 +0000[diff] [blame^]244/* -------- SMC2_CSR : (SMC2 Offset: 0x0) SMC2 Chip Select Register -------- */
245#define AT91C_SMC2_NWS ((unsigned int) 0x7F << 0) /* (SMC2) Number of Wait States */
246#define AT91C_SMC2_WSEN ((unsigned int) 0x1 << 7) /* (SMC2) Wait State Enable */
247#define AT91C_SMC2_TDF ((unsigned int) 0xF << 8) /* (SMC2) Data Float Time */
248#define AT91C_SMC2_BAT ((unsigned int) 0x1 << 12) /* (SMC2) Byte Access Type */
249#define AT91C_SMC2_DBW ((unsigned int) 0x1 << 13) /* (SMC2) Data Bus Width */
250#define AT91C_SMC2_DBW_16 ((unsigned int) 0x1 << 13) /* (SMC2) 16-bit. */
251#define AT91C_SMC2_DBW_8 ((unsigned int) 0x2 << 13) /* (SMC2) 8-bit. */
252#define AT91C_SMC2_DRP ((unsigned int) 0x1 << 15) /* (SMC2) Data Read Protocol */
253#define AT91C_SMC2_ACSS ((unsigned int) 0x3 << 16) /* (SMC2) Address to Chip Select Setup */
254#define AT91C_SMC2_ACSS_STANDARD ((unsigned int) 0x0 << 16) /* (SMC2) Standard, asserted at the beginning of the access and deasserted at the end. */
255#define AT91C_SMC2_ACSS_1_CYCLE ((unsigned int) 0x1 << 16) /* (SMC2) One cycle less at the beginning and the end of the access. */
256#define AT91C_SMC2_ACSS_2_CYCLES ((unsigned int) 0x2 << 16) /* (SMC2) Two cycles less at the beginning and the end of the access. */
257#define AT91C_SMC2_ACSS_3_CYCLES ((unsigned int) 0x3 << 16) /* (SMC2) Three cycles less at the beginning and the end of the access. */
258#define AT91C_SMC2_RWSETUP ((unsigned int) 0x7 << 24) /* (SMC2) Read and Write Signal Setup Time */
259#define AT91C_SMC2_RWHOLD ((unsigned int) 0x7 << 29) /* (SMC2) Read and Write Signal Hold Time */
260
wdenk8dba0502003-03-31 16:34:49 +0000[diff] [blame]261/* ***************************************************************************** */
wdenk381669a2003-06-16 23:50:08 +0000[diff] [blame]262/* SOFTWARE API DEFINITION FOR Power Management Controler */
263/* ******************************************************************************/
264typedef struct _AT91S_PMC {
265 AT91_REG PMC_SCER; /* System Clock Enable Register */
266 AT91_REG PMC_SCDR; /* System Clock Disable Register */
267 AT91_REG PMC_SCSR; /* System Clock Status Register */
wdenk57b2d802003-06-27 21:31:46 +0000[diff] [blame]268 AT91_REG Reserved0[1]; /* */
wdenk381669a2003-06-16 23:50:08 +0000[diff] [blame]269 AT91_REG PMC_PCER; /* Peripheral Clock Enable Register */
270 AT91_REG PMC_PCDR; /* Peripheral Clock Disable Register */
271 AT91_REG PMC_PCSR; /* Peripheral Clock Status Register */
wdenk57b2d802003-06-27 21:31:46 +0000[diff] [blame]272 AT91_REG Reserved1[5]; /* */
wdenk381669a2003-06-16 23:50:08 +0000[diff] [blame]273 AT91_REG PMC_MCKR; /* Master Clock Register */
wdenk57b2d802003-06-27 21:31:46 +0000[diff] [blame]274 AT91_REG Reserved2[3]; /* */
wdenk381669a2003-06-16 23:50:08 +0000[diff] [blame]275 AT91_REG PMC_PCKR[8]; /* Programmable Clock Register */
276 AT91_REG PMC_IER; /* Interrupt Enable Register */
277 AT91_REG PMC_IDR; /* Interrupt Disable Register */
278 AT91_REG PMC_SR; /* Status Register */
279 AT91_REG PMC_IMR; /* Interrupt Mask Register */
280} AT91S_PMC, *AT91PS_PMC;
281
282
wdenk20dd2fa2004-11-21 00:06:33 +0000[diff] [blame^]283/*------- PMC_SCER : (PMC Offset: 0x0) System Clock Enable Register --------*/
284#define AT91C_PMC_PCK ((unsigned int) 0x1 << 0) /* (PMC) Processor Clock */
285#define AT91C_PMC_UDP ((unsigned int) 0x1 << 1) /* (PMC) USB Device Port Clock */
286#define AT91C_PMC_MCKUDP ((unsigned int) 0x1 << 2) /* (PMC) USB Device Port Master Clock Automatic Disable on Suspend */
287#define AT91C_PMC_UHP ((unsigned int) 0x1 << 4) /* (PMC) USB Host Port Clock */
288#define AT91C_PMC_PCK0 ((unsigned int) 0x1 << 8) /* (PMC) Programmable Clock Output */
289#define AT91C_PMC_PCK1 ((unsigned int) 0x1 << 9) /* (PMC) Programmable Clock Output */
290#define AT91C_PMC_PCK2 ((unsigned int) 0x1 << 10) /* (PMC) Programmable Clock Output */
291#define AT91C_PMC_PCK3 ((unsigned int) 0x1 << 11) /* (PMC) Programmable Clock Output */
292#define AT91C_PMC_PCK4 ((unsigned int) 0x1 << 12) /* (PMC) Programmable Clock Output */
293#define AT91C_PMC_PCK5 ((unsigned int) 0x1 << 13) /* (PMC) Programmable Clock Output */
294#define AT91C_PMC_PCK6 ((unsigned int) 0x1 << 14) /* (PMC) Programmable Clock Output */
295#define AT91C_PMC_PCK7 ((unsigned int) 0x1 << 15) /* (PMC) Programmable Clock Output */
296/*-------- PMC_SCDR : (PMC Offset: 0x4) System Clock Disable Register ------*/
297/*-------- PMC_SCSR : (PMC Offset: 0x8) System Clock Status Register -------*/
298/*-------- PMC_MCKR : (PMC Offset: 0x30) Master Clock Register --------*/
299#define AT91C_PMC_CSS ((unsigned int) 0x3 << 0) /* (PMC) Programmable Clock Selection */
300#define AT91C_PMC_CSS_SLOW_CLK ((unsigned int) 0x0) /* (PMC) Slow Clock is selected */
301#define AT91C_PMC_CSS_MAIN_CLK ((unsigned int) 0x1) /* (PMC) Main Clock is selected */
302#define AT91C_PMC_CSS_PLLA_CLK ((unsigned int) 0x2) /* (PMC) Clock from PLL A is selected */
303#define AT91C_PMC_CSS_PLLB_CLK ((unsigned int) 0x3) /* (PMC) Clock from PLL B is selected */
304#define AT91C_PMC_PRES ((unsigned int) 0x7 << 2) /* (PMC) Programmable Clock Prescaler */
305#define AT91C_PMC_PRES_CLK ((unsigned int) 0x0 << 2) /* (PMC) Selected clock */
306#define AT91C_PMC_PRES_CLK_2 ((unsigned int) 0x1 << 2) /* (PMC) Selected clock divided by 2 */
307#define AT91C_PMC_PRES_CLK_4 ((unsigned int) 0x2 << 2) /* (PMC) Selected clock divided by 4 */
308#define AT91C_PMC_PRES_CLK_8 ((unsigned int) 0x3 << 2) /* (PMC) Selected clock divided by 8 */
309#define AT91C_PMC_PRES_CLK_16 ((unsigned int) 0x4 << 2) /* (PMC) Selected clock divided by 16 */
310#define AT91C_PMC_PRES_CLK_32 ((unsigned int) 0x5 << 2) /* (PMC) Selected clock divided by 32 */
311#define AT91C_PMC_PRES_CLK_64 ((unsigned int) 0x6 << 2) /* (PMC) Selected clock divided by 64 */
312#define AT91C_PMC_MDIV ((unsigned int) 0x3 << 8) /* (PMC) Master Clock Division */
313#define AT91C_PMC_MDIV_1 ((unsigned int) 0x0 << 8) /* (PMC) The master clock and the processor clock are the same */
314#define AT91C_PMC_MDIV_2 ((unsigned int) 0x1 << 8) /* (PMC) The processor clock is twice as fast as the master clock */
315#define AT91C_PMC_MDIV_3 ((unsigned int) 0x2 << 8) /* (PMC) The processor clock is three times faster than the master clock */
316#define AT91C_PMC_MDIV_4 ((unsigned int) 0x3 << 8) /* (PMC) The processor clock is four times faster than the master clock */
317/*------ PMC_PCKR : (PMC Offset: 0x40) Programmable Clock Register --------*/
318/*------ PMC_IER : (PMC Offset: 0x60) PMC Interrupt Enable Register -------*/
319#define AT91C_PMC_MOSCS ((unsigned int) 0x1 << 0) /* (PMC) MOSC Status/Enable/Disable/Mask */
320#define AT91C_PMC_LOCKA ((unsigned int) 0x1 << 1) /* (PMC) PLL A Status/Enable/Disable/Mask */
321#define AT91C_PMC_LOCKB ((unsigned int) 0x1 << 2) /* (PMC) PLL B Status/Enable/Disable/Mask */
322#define AT91C_PMC_MCKRDY ((unsigned int) 0x1 << 3) /* (PMC) MCK_RDY Status/Enable/Disable/Mask */
323#define AT91C_PMC_PCK0RDY ((unsigned int) 0x1 << 8) /* (PMC) PCK0_RDY Status/Enable/Disable/Mask */
324#define AT91C_PMC_PCK1RDY ((unsigned int) 0x1 << 9) /* (PMC) PCK1_RDY Status/Enable/Disable/Mask */
325#define AT91C_PMC_PCK2RDY ((unsigned int) 0x1 << 10) /* (PMC) PCK2_RDY Status/Enable/Disable/Mask */
326#define AT91C_PMC_PCK3RDY ((unsigned int) 0x1 << 11) /* (PMC) PCK3_RDY Status/Enable/Disable/Mask */
327#define AT91C_PMC_PCK4RDY ((unsigned int) 0x1 << 12) /* (PMC) PCK4_RDY Status/Enable/Disable/Mask */
328#define AT91C_PMC_PCK5RDY ((unsigned int) 0x1 << 13) /* (PMC) PCK5_RDY Status/Enable/Disable/Mask */
329#define AT91C_PMC_PCK6RDY ((unsigned int) 0x1 << 14) /* (PMC) PCK6_RDY Status/Enable/Disable/Mask */
330#define AT91C_PMC_PCK7RDY ((unsigned int) 0x1 << 15) /* (PMC) PCK7_RDY Status/Enable/Disable/Mask */
331/*---- PMC_IDR : (PMC Offset: 0x64) PMC Interrupt Disable Register --------*/
332/*-------- PMC_SR : (PMC Offset: 0x68) PMC Status Register --------*/
333/*-------- PMC_IMR : (PMC Offset: 0x6c) PMC Interrupt Mask Register --------*/
334
wdenk381669a2003-06-16 23:50:08 +0000[diff] [blame]335/* ***************************************************************************** */
wdenk8dba0502003-03-31 16:34:49 +0000[diff] [blame]336/* SOFTWARE API DEFINITION FOR Ethernet MAC */
337/* ***************************************************************************** */
338typedef struct _AT91S_EMAC {
339 AT91_REG EMAC_CTL; /* Network Control Register */
340 AT91_REG EMAC_CFG; /* Network Configuration Register */
341 AT91_REG EMAC_SR; /* Network Status Register */
342 AT91_REG EMAC_TAR; /* Transmit Address Register */
343 AT91_REG EMAC_TCR; /* Transmit Control Register */
344 AT91_REG EMAC_TSR; /* Transmit Status Register */
345 AT91_REG EMAC_RBQP; /* Receive Buffer Queue Pointer */
346 AT91_REG Reserved0[1]; /* */
347 AT91_REG EMAC_RSR; /* Receive Status Register */
348 AT91_REG EMAC_ISR; /* Interrupt Status Register */
349 AT91_REG EMAC_IER; /* Interrupt Enable Register */
350 AT91_REG EMAC_IDR; /* Interrupt Disable Register */
351 AT91_REG EMAC_IMR; /* Interrupt Mask Register */
352 AT91_REG EMAC_MAN; /* PHY Maintenance Register */
353 AT91_REG Reserved1[2]; /* */
354 AT91_REG EMAC_FRA; /* Frames Transmitted OK Register */
355 AT91_REG EMAC_SCOL; /* Single Collision Frame Register */
356 AT91_REG EMAC_MCOL; /* Multiple Collision Frame Register */
357 AT91_REG EMAC_OK; /* Frames Received OK Register */
358 AT91_REG EMAC_SEQE; /* Frame Check Sequence Error Register */
359 AT91_REG EMAC_ALE; /* Alignment Error Register */
360 AT91_REG EMAC_DTE; /* Deferred Transmission Frame Register */
361 AT91_REG EMAC_LCOL; /* Late Collision Register */
362 AT91_REG EMAC_ECOL; /* Excessive Collision Register */
363 AT91_REG EMAC_CSE; /* Carrier Sense Error Register */
364 AT91_REG EMAC_TUE; /* Transmit Underrun Error Register */
365 AT91_REG EMAC_CDE; /* Code Error Register */
366 AT91_REG EMAC_ELR; /* Excessive Length Error Register */
367 AT91_REG EMAC_RJB; /* Receive Jabber Register */
368 AT91_REG EMAC_USF; /* Undersize Frame Register */
369 AT91_REG EMAC_SQEE; /* SQE Test Error Register */
370 AT91_REG EMAC_DRFC; /* Discarded RX Frame Register */
371 AT91_REG Reserved2[3]; /* */
372 AT91_REG EMAC_HSH; /* Hash Address High[63:32] */
373 AT91_REG EMAC_HSL; /* Hash Address Low[31:0] */
374 AT91_REG EMAC_SA1L; /* Specific Address 1 Low, First 4 bytes */
375 AT91_REG EMAC_SA1H; /* Specific Address 1 High, Last 2 bytes */
376 AT91_REG EMAC_SA2L; /* Specific Address 2 Low, First 4 bytes */
377 AT91_REG EMAC_SA2H; /* Specific Address 2 High, Last 2 bytes */
378 AT91_REG EMAC_SA3L; /* Specific Address 3 Low, First 4 bytes */
379 AT91_REG EMAC_SA3H; /* Specific Address 3 High, Last 2 bytes */
380 AT91_REG EMAC_SA4L; /* Specific Address 4 Low, First 4 bytes */
381 AT91_REG EMAC_SA4H; /* Specific Address 4 High, Last 2 bytesr */
382} AT91S_EMAC, *AT91PS_EMAC;
383
wdenk381669a2003-06-16 23:50:08 +0000[diff] [blame]384/* -------- EMAC_CTL : (EMAC Offset: 0x0) -------- */
385#define AT91C_EMAC_LB ((unsigned int) 0x1 << 0) /* (EMAC) Loopback. Optional. When set, loopback signal is at high level. */
386#define AT91C_EMAC_LBL ((unsigned int) 0x1 << 1) /* (EMAC) Loopback local. */
387#define AT91C_EMAC_RE ((unsigned int) 0x1 << 2) /* (EMAC) Receive enable. */
388#define AT91C_EMAC_TE ((unsigned int) 0x1 << 3) /* (EMAC) Transmit enable. */
389#define AT91C_EMAC_MPE ((unsigned int) 0x1 << 4) /* (EMAC) Management port enable. */
390#define AT91C_EMAC_CSR ((unsigned int) 0x1 << 5) /* (EMAC) Clear statistics registers. */
391#define AT91C_EMAC_ISR ((unsigned int) 0x1 << 6) /* (EMAC) Increment statistics registers. */
392#define AT91C_EMAC_WES ((unsigned int) 0x1 << 7) /* (EMAC) Write enable for statistics registers. */
393#define AT91C_EMAC_BP ((unsigned int) 0x1 << 8) /* (EMAC) Back pressure. */
394/* -------- EMAC_CFG : (EMAC Offset: 0x4) Network Configuration Register -------- */
395#define AT91C_EMAC_SPD ((unsigned int) 0x1 << 0) /* (EMAC) Speed. */
wdenk57b2d802003-06-27 21:31:46 +0000[diff] [blame]396#define AT91C_EMAC_FD ((unsigned int) 0x1 << 1) /* (EMAC) Full duplex. */
wdenk381669a2003-06-16 23:50:08 +0000[diff] [blame]397#define AT91C_EMAC_BR ((unsigned int) 0x1 << 2) /* (EMAC) Bit rate. */
wdenk57b2d802003-06-27 21:31:46 +0000[diff] [blame]398#define AT91C_EMAC_CAF ((unsigned int) 0x1 << 4) /* (EMAC) Copy all frames. */
wdenk381669a2003-06-16 23:50:08 +0000[diff] [blame]399#define AT91C_EMAC_NBC ((unsigned int) 0x1 << 5) /* (EMAC) No broadcast. */
400#define AT91C_EMAC_MTI ((unsigned int) 0x1 << 6) /* (EMAC) Multicast hash enable */
401#define AT91C_EMAC_UNI ((unsigned int) 0x1 << 7) /* (EMAC) Unicast hash enable. */
402#define AT91C_EMAC_BIG ((unsigned int) 0x1 << 8) /* (EMAC) Receive 1522 bytes. */
403#define AT91C_EMAC_EAE ((unsigned int) 0x1 << 9) /* (EMAC) External address match enable. */
404#define AT91C_EMAC_CLK ((unsigned int) 0x3 << 10) /* (EMAC) */
405#define AT91C_EMAC_CLK_HCLK_8 ((unsigned int) 0x0 << 10) /* (EMAC) HCLK divided by 8 */
406#define AT91C_EMAC_CLK_HCLK_16 ((unsigned int) 0x1 << 10) /* (EMAC) HCLK divided by 16 */
407#define AT91C_EMAC_CLK_HCLK_32 ((unsigned int) 0x2 << 10) /* (EMAC) HCLK divided by 32 */
408#define AT91C_EMAC_CLK_HCLK_64 ((unsigned int) 0x3 << 10) /* (EMAC) HCLK divided by 64 */
409#define AT91C_EMAC_RTY ((unsigned int) 0x1 << 12) /* (EMAC) */
410#define AT91C_EMAC_RMII ((unsigned int) 0x1 << 13) /* (EMAC) */
411/* -------- EMAC_SR : (EMAC Offset: 0x8) Network Status Register -------- */
412#define AT91C_EMAC_MDIO ((unsigned int) 0x1 << 1) /* (EMAC) */
413#define AT91C_EMAC_IDLE ((unsigned int) 0x1 << 2) /* (EMAC) */
414/* -------- EMAC_TCR : (EMAC Offset: 0x10) Transmit Control Register -------- */
415#define AT91C_EMAC_LEN ((unsigned int) 0x7FF << 0) /* (EMAC) */
416#define AT91C_EMAC_NCRC ((unsigned int) 0x1 << 15) /* (EMAC) */
417/* -------- EMAC_TSR : (EMAC Offset: 0x14) Transmit Control Register -------- */
418#define AT91C_EMAC_OVR ((unsigned int) 0x1 << 0) /* (EMAC) */
419#define AT91C_EMAC_COL ((unsigned int) 0x1 << 1) /* (EMAC) */
420#define AT91C_EMAC_RLE ((unsigned int) 0x1 << 2) /* (EMAC) */
421#define AT91C_EMAC_TXIDLE ((unsigned int) 0x1 << 3) /* (EMAC) */
422#define AT91C_EMAC_BNQ ((unsigned int) 0x1 << 4) /* (EMAC) */
423#define AT91C_EMAC_COMP ((unsigned int) 0x1 << 5) /* (EMAC) */
424#define AT91C_EMAC_UND ((unsigned int) 0x1 << 6) /* (EMAC) */
425/* -------- EMAC_RSR : (EMAC Offset: 0x20) Receive Status Register -------- */
426#define AT91C_EMAC_BNA ((unsigned int) 0x1 << 0) /* (EMAC) */
427#define AT91C_EMAC_REC ((unsigned int) 0x1 << 1) /* (EMAC) */
428#define AT91C_EMAC_RSR_OVR ((unsigned int) 0x1 << 2) /* (EMAC) */
429/* -------- EMAC_ISR : (EMAC Offset: 0x24) Interrupt Status Register -------- */
430#define AT91C_EMAC_DONE ((unsigned int) 0x1 << 0) /* (EMAC) */
431#define AT91C_EMAC_RCOM ((unsigned int) 0x1 << 1) /* (EMAC) */
432#define AT91C_EMAC_RBNA ((unsigned int) 0x1 << 2) /* (EMAC) */
433#define AT91C_EMAC_TOVR ((unsigned int) 0x1 << 3) /* (EMAC) */
434#define AT91C_EMAC_TUND ((unsigned int) 0x1 << 4) /* (EMAC) */
435#define AT91C_EMAC_RTRY ((unsigned int) 0x1 << 5) /* (EMAC) */
436#define AT91C_EMAC_TBRE ((unsigned int) 0x1 << 6) /* (EMAC) */
437#define AT91C_EMAC_TCOM ((unsigned int) 0x1 << 7) /* (EMAC) */
438#define AT91C_EMAC_TIDLE ((unsigned int) 0x1 << 8) /* (EMAC) */
439#define AT91C_EMAC_LINK ((unsigned int) 0x1 << 9) /* (EMAC) */
440#define AT91C_EMAC_ROVR ((unsigned int) 0x1 << 10) /* (EMAC) */
441#define AT91C_EMAC_HRESP ((unsigned int) 0x1 << 11) /* (EMAC) */
442/* -------- EMAC_IER : (EMAC Offset: 0x28) Interrupt Enable Register -------- */
wdenk57b2d802003-06-27 21:31:46 +0000[diff] [blame]443/* -------- EMAC_IDR : (EMAC Offset: 0x2c) Interrupt Disable Register -------- */
wdenk381669a2003-06-16 23:50:08 +0000[diff] [blame]444/* -------- EMAC_IMR : (EMAC Offset: 0x30) Interrupt Mask Register -------- */
445/* -------- EMAC_MAN : (EMAC Offset: 0x34) PHY Maintenance Register -------- */
wdenk57b2d802003-06-27 21:31:46 +0000[diff] [blame]446#define AT91C_EMAC_DATA ((unsigned int) 0xFFFF << 0) /* (EMAC) */
wdenk381669a2003-06-16 23:50:08 +0000[diff] [blame]447#define AT91C_EMAC_CODE ((unsigned int) 0x3 << 16) /* (EMAC) */
448#define AT91C_EMAC_CODE_802_3 ((unsigned int) 0x2 << 16) /* (EMAC) Write Operation */
449#define AT91C_EMAC_REGA ((unsigned int) 0x1F << 18) /* (EMAC) */
450#define AT91C_EMAC_PHYA ((unsigned int) 0x1F << 23) /* (EMAC) */
451#define AT91C_EMAC_RW ((unsigned int) 0x3 << 28) /* (EMAC) */
452#define AT91C_EMAC_RW_R ((unsigned int) 0x2 << 28) /* (EMAC) Read Operation */
453#define AT91C_EMAC_RW_W ((unsigned int) 0x1 << 28) /* (EMAC) Write Operation */
454#define AT91C_EMAC_HIGH ((unsigned int) 0x1 << 30) /* (EMAC) */
455#define AT91C_EMAC_LOW ((unsigned int) 0x1 << 31) /* (EMAC) */
wdenk8dba0502003-03-31 16:34:49 +0000[diff] [blame]456
wdenk381669a2003-06-16 23:50:08 +0000[diff] [blame]457/* ***************************************************************************** */
458/* SOFTWARE API DEFINITION FOR Serial Parallel Interface */
459/* ***************************************************************************** */
460typedef struct _AT91S_SPI {
461 AT91_REG SPI_CR; /* Control Register */
462 AT91_REG SPI_MR; /* Mode Register */
463 AT91_REG SPI_RDR; /* Receive Data Register */
464 AT91_REG SPI_TDR; /* Transmit Data Register */
465 AT91_REG SPI_SR; /* Status Register */
466 AT91_REG SPI_IER; /* Interrupt Enable Register */
467 AT91_REG SPI_IDR; /* Interrupt Disable Register */
468 AT91_REG SPI_IMR; /* Interrupt Mask Register */
469 AT91_REG Reserved0[4]; /* */
470 AT91_REG SPI_CSR[4]; /* Chip Select Register */
wdenk57b2d802003-06-27 21:31:46 +0000[diff] [blame]471 AT91_REG Reserved1[48]; /* */
wdenk381669a2003-06-16 23:50:08 +0000[diff] [blame]472 AT91_REG SPI_RPR; /* Receive Pointer Register */
473 AT91_REG SPI_RCR; /* Receive Counter Register */
474 AT91_REG SPI_TPR; /* Transmit Pointer Register */
475 AT91_REG SPI_TCR; /* Transmit Counter Register */
476 AT91_REG SPI_RNPR; /* Receive Next Pointer Register */
477 AT91_REG SPI_RNCR; /* Receive Next Counter Register */
478 AT91_REG SPI_TNPR; /* Transmit Next Pointer Register */
479 AT91_REG SPI_TNCR; /* Transmit Next Counter Register */
480 AT91_REG SPI_PTCR; /* PDC Transfer Control Register */
481 AT91_REG SPI_PTSR; /* PDC Transfer Status Register */
482} AT91S_SPI, *AT91PS_SPI;
483
484/* -------- SPI_CR : (SPI Offset: 0x0) SPI Control Register -------- */
485#define AT91C_SPI_SPIEN ((unsigned int) 0x1 << 0) /* (SPI) SPI Enable */
486#define AT91C_SPI_SPIDIS ((unsigned int) 0x1 << 1) /* (SPI) SPI Disable */
487#define AT91C_SPI_SWRST ((unsigned int) 0x1 << 7) /* (SPI) SPI Software reset */
488/* -------- SPI_MR : (SPI Offset: 0x4) SPI Mode Register -------- */
489#define AT91C_SPI_MSTR ((unsigned int) 0x1 << 0) /* (SPI) Master/Slave Mode */
490#define AT91C_SPI_PS ((unsigned int) 0x1 << 1) /* (SPI) Peripheral Select */
491#define AT91C_SPI_PS_FIXED ((unsigned int) 0x0 << 1) /* (SPI) Fixed Peripheral Select */
492#define AT91C_SPI_PS_VARIABLE ((unsigned int) 0x1 << 1) /* (SPI) Variable Peripheral Select */
493#define AT91C_SPI_PCSDEC ((unsigned int) 0x1 << 2) /* (SPI) Chip Select Decode */
494#define AT91C_SPI_DIV32 ((unsigned int) 0x1 << 3) /* (SPI) Clock Selection */
495#define AT91C_SPI_MODFDIS ((unsigned int) 0x1 << 4) /* (SPI) Mode Fault Detection */
496#define AT91C_SPI_LLB ((unsigned int) 0x1 << 7) /* (SPI) Clock Selection */
497#define AT91C_SPI_PCS ((unsigned int) 0xF << 16) /* (SPI) Peripheral Chip Select */
498#define AT91C_SPI_DLYBCS ((unsigned int) 0xFF << 24) /* (SPI) Delay Between Chip Selects */
499/* -------- SPI_RDR : (SPI Offset: 0x8) Receive Data Register -------- */
500#define AT91C_SPI_RD ((unsigned int) 0xFFFF << 0) /* (SPI) Receive Data */
501#define AT91C_SPI_RPCS ((unsigned int) 0xF << 16) /* (SPI) Peripheral Chip Select Status */
502/* -------- SPI_TDR : (SPI Offset: 0xc) Transmit Data Register -------- */
503#define AT91C_SPI_TD ((unsigned int) 0xFFFF << 0) /* (SPI) Transmit Data */
504#define AT91C_SPI_TPCS ((unsigned int) 0xF << 16) /* (SPI) Peripheral Chip Select Status */
505/* -------- SPI_SR : (SPI Offset: 0x10) Status Register -------- */
506#define AT91C_SPI_RDRF ((unsigned int) 0x1 << 0) /* (SPI) Receive Data Register Full */
507#define AT91C_SPI_TDRE ((unsigned int) 0x1 << 1) /* (SPI) Transmit Data Register Empty */
508#define AT91C_SPI_MODF ((unsigned int) 0x1 << 2) /* (SPI) Mode Fault Error */
509#define AT91C_SPI_OVRES ((unsigned int) 0x1 << 3) /* (SPI) Overrun Error Status */
510#define AT91C_SPI_SPENDRX ((unsigned int) 0x1 << 4) /* (SPI) End of Receiver Transfer */
511#define AT91C_SPI_SPENDTX ((unsigned int) 0x1 << 5) /* (SPI) End of Receiver Transfer */
512#define AT91C_SPI_RXBUFF ((unsigned int) 0x1 << 6) /* (SPI) RXBUFF Interrupt */
513#define AT91C_SPI_TXBUFE ((unsigned int) 0x1 << 7) /* (SPI) TXBUFE Interrupt */
514#define AT91C_SPI_SPIENS ((unsigned int) 0x1 << 16) /* (SPI) Enable Status */
515/* -------- SPI_IER : (SPI Offset: 0x14) Interrupt Enable Register -------- */
516/* -------- SPI_IDR : (SPI Offset: 0x18) Interrupt Disable Register -------- */
517/* -------- SPI_IMR : (SPI Offset: 0x1c) Interrupt Mask Register -------- */
518/* -------- SPI_CSR : (SPI Offset: 0x30) Chip Select Register -------- */
519#define AT91C_SPI_CPOL ((unsigned int) 0x1 << 0) /* (SPI) Clock Polarity */
520#define AT91C_SPI_NCPHA ((unsigned int) 0x1 << 1) /* (SPI) Clock Phase */
521#define AT91C_SPI_BITS ((unsigned int) 0xF << 4) /* (SPI) Bits Per Transfer */
522#define AT91C_SPI_BITS_8 ((unsigned int) 0x0 << 4) /* (SPI) 8 Bits Per transfer */
523#define AT91C_SPI_BITS_9 ((unsigned int) 0x1 << 4) /* (SPI) 9 Bits Per transfer */
524#define AT91C_SPI_BITS_10 ((unsigned int) 0x2 << 4) /* (SPI) 10 Bits Per transfer */
525#define AT91C_SPI_BITS_11 ((unsigned int) 0x3 << 4) /* (SPI) 11 Bits Per transfer */
526#define AT91C_SPI_BITS_12 ((unsigned int) 0x4 << 4) /* (SPI) 12 Bits Per transfer */
527#define AT91C_SPI_BITS_13 ((unsigned int) 0x5 << 4) /* (SPI) 13 Bits Per transfer */
528#define AT91C_SPI_BITS_14 ((unsigned int) 0x6 << 4) /* (SPI) 14 Bits Per transfer */
529#define AT91C_SPI_BITS_15 ((unsigned int) 0x7 << 4) /* (SPI) 15 Bits Per transfer */
530#define AT91C_SPI_BITS_16 ((unsigned int) 0x8 << 4) /* (SPI) 16 Bits Per transfer */
531#define AT91C_SPI_SCBR ((unsigned int) 0xFF << 8) /* (SPI) Serial Clock Baud Rate */
532#define AT91C_SPI_DLYBS ((unsigned int) 0xFF << 16) /* (SPI) Serial Clock Baud Rate */
533#define AT91C_SPI_DLYBCT ((unsigned int) 0xFF << 24) /* (SPI) Delay Between Consecutive Transfers */
534
535/* ***************************************************************************** */
536/* SOFTWARE API DEFINITION FOR Peripheral Data Controller */
537/* ***************************************************************************** */
538typedef struct _AT91S_PDC {
539 AT91_REG PDC_RPR; /* Receive Pointer Register */
540 AT91_REG PDC_RCR; /* Receive Counter Register */
541 AT91_REG PDC_TPR; /* Transmit Pointer Register */
542 AT91_REG PDC_TCR; /* Transmit Counter Register */
543 AT91_REG PDC_RNPR; /* Receive Next Pointer Register */
544 AT91_REG PDC_RNCR; /* Receive Next Counter Register */
545 AT91_REG PDC_TNPR; /* Transmit Next Pointer Register */
546 AT91_REG PDC_TNCR; /* Transmit Next Counter Register */
547 AT91_REG PDC_PTCR; /* PDC Transfer Control Register */
548 AT91_REG PDC_PTSR; /* PDC Transfer Status Register */
549} AT91S_PDC, *AT91PS_PDC;
wdenk8dba0502003-03-31 16:34:49 +0000[diff] [blame]550
wdenk381669a2003-06-16 23:50:08 +0000[diff] [blame]551/* -------- PDC_PTCR : (PDC Offset: 0x20) PDC Transfer Control Register -------- */
552#define AT91C_PDC_RXTEN ((unsigned int) 0x1 << 0) /* (PDC) Receiver Transfer Enable */
553#define AT91C_PDC_RXTDIS ((unsigned int) 0x1 << 1) /* (PDC) Receiver Transfer Disable */
554#define AT91C_PDC_TXTEN ((unsigned int) 0x1 << 8) /* (PDC) Transmitter Transfer Enable */
555#define AT91C_PDC_TXTDIS ((unsigned int) 0x1 << 9) /* (PDC) Transmitter Transfer Disable */
556/* -------- PDC_PTSR : (PDC Offset: 0x24) PDC Transfer Status Register -------- */
wdenk8dba0502003-03-31 16:34:49 +0000[diff] [blame]557
wdenk381669a2003-06-16 23:50:08 +0000[diff] [blame]558/* ========== Register definition ==================================== */
559#define AT91C_SPI_CSR ((AT91_REG *) 0xFFFE0030) /* (SPI) Chip Select Register */
wdenk8dba0502003-03-31 16:34:49 +0000[diff] [blame]560#define AT91C_PMC_PCER ((AT91_REG *) 0xFFFFFC10) /* (PMC) Peripheral Clock Enable Register */
wdenk70ae5b42004-10-10 17:05:18 +0000[diff] [blame]561#define AT91C_PIOA_PER ((AT91_REG *) 0xFFFFF400) /* (PIOA) PIO Enable Register */
wdenk8dba0502003-03-31 16:34:49 +0000[diff] [blame]562#define AT91C_PIOA_PDR ((AT91_REG *) 0xFFFFF404) /* (PIOA) PIO Disable Register */
wdenk70ae5b42004-10-10 17:05:18 +0000[diff] [blame]563#define AT91C_PIOA_PSR ((AT91_REG *) 0xFFFFF408) /* (PIOA) PIO Status Register */
564#define AT91C_PIOA_OER ((AT91_REG *) 0xFFFFF410) /* (PIOA) PIO Output Enable Register */
565#define AT91C_PIOA_ODR ((AT91_REG *) 0xFFFFF414) /* (PIOA) PIO Output Disable Register */
566#define AT91C_PIOA_OSR ((AT91_REG *) 0xFFFFF418) /* (PIOA) PIO Output Status Register */
567#define AT91C_PIOA_IFER ((AT91_REG *) 0xFFFFF420) /* (PIOA) PIO Glitch Input Filter Enable Register */
568#define AT91C_PIOA_IFDR ((AT91_REG *) 0xFFFFF424) /* (PIOA) PIO Glitch Input Filter Disable Register */
569#define AT91C_PIOA_IFSR ((AT91_REG *) 0xFFFFF428) /* (PIOA) PIO Glitch Input Filter Status Register */
570#define AT91C_PIOA_SODR ((AT91_REG *) 0xFFFFF430) /* (PIOA) PIO Set Output Data Register */
571#define AT91C_PIOA_CODR ((AT91_REG *) 0xFFFFF434) /* (PIOA) PIO Clear Output Data Register */
572#define AT91C_PIOA_ODSR ((AT91_REG *) 0xFFFFF438) /* (PIOA) PIO Output Data Status Register */
573#define AT91C_PIOA_PDSR ((AT91_REG *) 0xFFFFF43C) /* (PIOA) PIO Pin Data Status Register */
574#define AT91C_PIOA_IER ((AT91_REG *) 0xFFFFF440) /* (PIOA) PIO Interrupt Enable Register */
575#define AT91C_PIOA_IDR ((AT91_REG *) 0xFFFFF444) /* (PIOA) PIO Interrupt Disable Register */
576#define AT91C_PIOA_IMR ((AT91_REG *) 0xFFFFF448) /* (PIOA) PIO Interrupt Mask Register */
577#define AT91C_PIOA_ISR ((AT91_REG *) 0xFFFFF44C) /* (PIOA) PIO Interrupt Status Register */
578#define AT91C_PIOA_MDER ((AT91_REG *) 0xFFFFF450) /* (PIOA) PIO Multi-drive Enable Register */
579#define AT91C_PIOA_MDDR ((AT91_REG *) 0xFFFFF454) /* (PIOA) PIO Multi-drive Disable Register */
580#define AT91C_PIOA_MDSR ((AT91_REG *) 0xFFFFF458) /* (PIOA) PIO Multi-drive Status Register */
581#define AT91C_PIOA_PUDR ((AT91_REG *) 0xFFFFF460) /* (PIOA) PIO Pull-up Disable Register */
582#define AT91C_PIOA_PUER ((AT91_REG *) 0xFFFFF464) /* (PIOA) PIO Pull-up Enable Register */
583#define AT91C_PIOA_PUSR ((AT91_REG *) 0xFFFFF468) /* (PIOA) PIO Pull-up Status Register */
584#define AT91C_PIOA_ASR ((AT91_REG *) 0xFFFFF470) /* (PIOA) PIO Peripheral A Select Register */
585#define AT91C_PIOA_BSR ((AT91_REG *) 0xFFFFF474) /* (PIOA) PIO Peripheral B Select Register */
586#define AT91C_PIOA_ABSR ((AT91_REG *) 0xFFFFF478) /* (PIOA) PIO Peripheral AB Select Register */
587#define AT91C_PIOA_OWER ((AT91_REG *) 0xFFFFF4A0) /* (PIOA) PIO Output Write Enable Register */
588#define AT91C_PIOA_OWDR ((AT91_REG *) 0xFFFFF4A4) /* (PIOA) PIO Output Write Disable Register */
589#define AT91C_PIOA_OWSR ((AT91_REG *) 0xFFFFF4A8) /* (PIOA) PIO Output Write Status Register */
wdenkb2fc7e12004-09-21 23:33:32 +0000[diff] [blame]590#define AT91C_PIOB_PDR ((AT91_REG *) 0xFFFFF604) /* (PIOB) PIO Disable Register */
wdenk381669a2003-06-16 23:50:08 +0000[diff] [blame]591
wdenk8dba0502003-03-31 16:34:49 +0000[diff] [blame]592#define AT91C_PIO_PA30 ((unsigned int) 1 << 30) /* Pin Controlled by PA30 */
593#define AT91C_PIO_PC0 ((unsigned int) 1 << 0) /* Pin Controlled by PC0 */
594#define AT91C_PC0_BFCK ((unsigned int) AT91C_PIO_PC0) /* Burst Flash Clock */
595#define AT91C_PA30_DRXD ((unsigned int) AT91C_PIO_PA30) /* DBGU Debug Receive Data */
596#define AT91C_PIO_PA31 ((unsigned int) 1 << 31) /* Pin Controlled by PA31 */
wdenk70ae5b42004-10-10 17:05:18 +0000[diff] [blame]597#define AT91C_PA25_TWD ((unsigned int) 1 << 25)
598#define AT91C_PA26_TWCK ((unsigned int) 1 << 26)
wdenk8dba0502003-03-31 16:34:49 +0000[diff] [blame]599#define AT91C_PA31_DTXD ((unsigned int) AT91C_PIO_PA31) /* DBGU Debug Transmit Data */
wdenk70ae5b42004-10-10 17:05:18 +0000[diff] [blame]600#define AT91C_PIO_PA17 ((unsigned int) 1 << 17) /* Pin Controlled by PA17 */
601#define AT91C_PA17_TXD0 AT91C_PIO_PA17 /* USART0 Transmit Data */
602#define AT91C_PIO_PA18 ((unsigned int) 1 << 18) /* Pin Controlled by PA18 */
603#define AT91C_PA18_RXD0 AT91C_PIO_PA18 /* USART0 Receive Data */
wdenkb2fc7e12004-09-21 23:33:32 +0000[diff] [blame]604#define AT91C_PIO_PB20 ((unsigned int) 1 << 20) /* Pin Controlled by PB20 */
wdenk70ae5b42004-10-10 17:05:18 +0000[diff] [blame]605#define AT91C_PB20_RXD1 AT91C_PIO_PB20 /* USART1 Receive Data */
wdenkb2fc7e12004-09-21 23:33:32 +0000[diff] [blame]606#define AT91C_PIO_PB21 ((unsigned int) 1 << 21) /* Pin Controlled by PB21 */
wdenk70ae5b42004-10-10 17:05:18 +0000[diff] [blame]607#define AT91C_PB21_TXD1 AT91C_PIO_PB21 /* USART1 Transmit Data */
wdenk8dba0502003-03-31 16:34:49 +0000[diff] [blame]608
wdenk70ae5b42004-10-10 17:05:18 +0000[diff] [blame]609#define AT91C_ID_SYS ((unsigned int) 1) /* System Peripheral */
610#define AT91C_ID_PIOA ((unsigned int) 2) /* PIO port A */
611#define AT91C_ID_PIOB ((unsigned int) 3) /* PIO port B */
612#define AT91C_ID_PIOC ((unsigned int) 4) /* PIO port C */
613#define AT91C_ID_USART0 ((unsigned int) 6) /* USART 0 */
614#define AT91C_ID_USART1 ((unsigned int) 7) /* USART 1 */
615#define AT91C_ID_TWI ((unsigned int) 12) /* Two Wire Interface */
616#define AT91C_ID_SPI ((unsigned int) 13) /* Serial Peripheral Interface */
wdenk8dba0502003-03-31 16:34:49 +0000[diff] [blame]617#define AT91C_ID_TC0 ((unsigned int) 17) /* Timer Counter 0 */
618#define AT91C_ID_EMAC ((unsigned int) 24) /* Ethernet MAC */
619
620#define AT91C_PIO_PC1 ((unsigned int) 1 << 1) /* Pin Controlled by PC1 */
621#define AT91C_PC1_BFRDY_SMOE ((unsigned int) AT91C_PIO_PC1) /* Burst Flash Ready */
622#define AT91C_PIO_PC3 ((unsigned int) 1 << 3) /* Pin Controlled by PC3 */
623#define AT91C_PC3_BFBAA_SMWE ((unsigned int) AT91C_PIO_PC3) /* Burst Flash Address Advance / SmartMedia Write Enable */
624#define AT91C_PIO_PC2 ((unsigned int) 1 << 2) /* Pin Controlled by PC2 */
625#define AT91C_PC2_BFAVD ((unsigned int) AT91C_PIO_PC2) /* Burst Flash Address Valid */
626#define AT91C_PIO_PB1 ((unsigned int) 1 << 1) /* Pin Controlled by PB1 */
627
wdenk381669a2003-06-16 23:50:08 +0000[diff] [blame]628#define AT91C_PIO_PA23 ((unsigned int) 1 << 23) /* Pin Controlled by PA23 */
629#define AT91C_PA23_TXD2 ((unsigned int) AT91C_PIO_PA23) /* USART 2 Transmit Data */
630
631#define AT91C_PIO_PA0 ((unsigned int) 1 << 0) /* Pin Controlled by PA0 */
632#define AT91C_PA0_MISO ((unsigned int) AT91C_PIO_PA0) /* SPI Master In Slave */
633#define AT91C_PIO_PA1 ((unsigned int) 1 << 1) /* Pin Controlled by PA1 */
634#define AT91C_PA1_MOSI ((unsigned int) AT91C_PIO_PA1) /* SPI Master Out Slave */
635#define AT91C_PIO_PA2 ((unsigned int) 1 << 2) /* Pin Controlled by PA2 */
636#define AT91C_PA2_SPCK ((unsigned int) AT91C_PIO_PA2) /* SPI Serial Clock */
637#define AT91C_PIO_PA3 ((unsigned int) 1 << 3) /* Pin Controlled by PA3 */
638#define AT91C_PA3_NPCS0 ((unsigned int) AT91C_PIO_PA3) /* SPI Peripheral Chip Select 0 */
639#define AT91C_PIO_PA4 ((unsigned int) 1 << 4) /* Pin Controlled by PA4 */
640#define AT91C_PA4_NPCS1 ((unsigned int) AT91C_PIO_PA4) /* SPI Peripheral Chip Select 1 */
641#define AT91C_PIO_PA5 ((unsigned int) 1 << 5) /* Pin Controlled by PA5 */
642#define AT91C_PA5_NPCS2 ((unsigned int) AT91C_PIO_PA5) /* SPI Peripheral Chip Select 2 */
643#define AT91C_PIO_PA6 ((unsigned int) 1 << 6) /* Pin Controlled by PA6 */
644#define AT91C_PA6_NPCS3 ((unsigned int) AT91C_PIO_PA6) /* SPI Peripheral Chip Select 3 */
wdenk8dba0502003-03-31 16:34:49 +0000[diff] [blame]645
wdenk381669a2003-06-16 23:50:08 +0000[diff] [blame]646
wdenk8dba0502003-03-31 16:34:49 +0000[diff] [blame]647#define AT91C_PIO_PA16 ((unsigned int) 1 << 16) /* Pin Controlled by PA16 */
648#define AT91C_PA16_EMDIO ((unsigned int) AT91C_PIO_PA16) /* Ethernet MAC Management Data Input/Output */
649#define AT91C_PIO_PA15 ((unsigned int) 1 << 15) /* Pin Controlled by PA15 */
650#define AT91C_PA15_EMDC ((unsigned int) AT91C_PIO_PA15) /* Ethernet MAC Management Data Clock */
651#define AT91C_PIO_PA14 ((unsigned int) 1 << 14) /* Pin Controlled by PA14 */
652#define AT91C_PA14_ERXER ((unsigned int) AT91C_PIO_PA14) /* Ethernet MAC Receive Error */
653#define AT91C_PIO_PA13 ((unsigned int) 1 << 13) /* Pin Controlled by PA13 */
654#define AT91C_PA13_ERX1 ((unsigned int) AT91C_PIO_PA13) /* Ethernet MAC Receive Data 1 */
655#define AT91C_PIO_PA12 ((unsigned int) 1 << 12) /* Pin Controlled by PA12 */
656#define AT91C_PA12_ERX0 ((unsigned int) AT91C_PIO_PA12) /* Ethernet MAC Receive Data 0 */
657#define AT91C_PIO_PA11 ((unsigned int) 1 << 11) /* Pin Controlled by PA11 */
658#define AT91C_PA11_ECRS_ECRSDV ((unsigned int) AT91C_PIO_PA11) /* Ethernet MAC Carrier Sense/Carrier Sense and Data Valid */
659#define AT91C_PIO_PA10 ((unsigned int) 1 << 10) /* Pin Controlled by PA10 */
660#define AT91C_PA10_ETX1 ((unsigned int) AT91C_PIO_PA10) /* Ethernet MAC Transmit Data 1 */
661#define AT91C_PIO_PA9 ((unsigned int) 1 << 9) /* Pin Controlled by PA9 */
662#define AT91C_PA9_ETX0 ((unsigned int) AT91C_PIO_PA9) /* Ethernet MAC Transmit Data 0 */
663#define AT91C_PIO_PA8 ((unsigned int) 1 << 8) /* Pin Controlled by PA8 */
664#define AT91C_PA8_ETXEN ((unsigned int) AT91C_PIO_PA8) /* Ethernet MAC Transmit Enable */
665#define AT91C_PIO_PA7 ((unsigned int) 1 << 7) /* Pin Controlled by PA7 */
666#define AT91C_PA7_ETXCK_EREFCK ((unsigned int) AT91C_PIO_PA7) /* Ethernet MAC Transmit Clock/Reference Clock */
wdenk381669a2003-06-16 23:50:08 +0000[diff] [blame]667
668#define AT91C_PIO_PB7 ((unsigned int) 1 << 7) /* Pin Controlled by PB7 */
wdenk8dba0502003-03-31 16:34:49 +0000[diff] [blame]669#define AT91C_PIO_PB25 ((unsigned int) 1 << 25) /* Pin Controlled by PB25 */
670#define AT91C_PB25_DSR1 ((unsigned int) AT91C_PIO_PB25) /* USART 1 Data Set ready */
671#define AT91C_PB25_EF100 ((unsigned int) AT91C_PIO_PB25) /* Ethernet MAC Force 100 Mbits */
672#define AT91C_PIO_PB19 ((unsigned int) 1 << 19) /* Pin Controlled by PB19 */
673#define AT91C_PB19_DTR1 ((unsigned int) AT91C_PIO_PB19) /* USART 1 Data Terminal ready */
674#define AT91C_PB19_ERXCK ((unsigned int) AT91C_PIO_PB19) /* Ethernet MAC Receive Clock */
675#define AT91C_PIO_PB18 ((unsigned int) 1 << 18) /* Pin Controlled by PB18 */
676#define AT91C_PB18_RI1 ((unsigned int) AT91C_PIO_PB18) /* USART 1 Ring Indicator */
677#define AT91C_PB18_ECOL ((unsigned int) AT91C_PIO_PB18) /* Ethernet MAC Collision Detected */
678#define AT91C_PIO_PB17 ((unsigned int) 1 << 17) /* Pin Controlled by PB17 */
679#define AT91C_PB17_RF2 ((unsigned int) AT91C_PIO_PB17) /* SSC Receive Frame Sync 2 */
680#define AT91C_PB17_ERXDV ((unsigned int) AT91C_PIO_PB17) /* Ethernet MAC Receive Data Valid */
681#define AT91C_PIO_PB16 ((unsigned int) 1 << 16) /* Pin Controlled by PB16 */
682#define AT91C_PB16_RK2 ((unsigned int) AT91C_PIO_PB16) /* SSC Receive Clock 2 */
683#define AT91C_PB16_ERX3 ((unsigned int) AT91C_PIO_PB16) /* Ethernet MAC Receive Data 3 */
684#define AT91C_PIO_PB15 ((unsigned int) 1 << 15) /* Pin Controlled by PB15 */
685#define AT91C_PB15_RD2 ((unsigned int) AT91C_PIO_PB15) /* SSC Receive Data 2 */
686#define AT91C_PB15_ERX2 ((unsigned int) AT91C_PIO_PB15) /* Ethernet MAC Receive Data 2 */
687#define AT91C_PIO_PB14 ((unsigned int) 1 << 14) /* Pin Controlled by PB14 */
688#define AT91C_PB14_TD2 ((unsigned int) AT91C_PIO_PB14) /* SSC Transmit Data 2 */
689#define AT91C_PB14_ETXER ((unsigned int) AT91C_PIO_PB14) /* Ethernet MAC Transmikt Coding Error */
690#define AT91C_PIO_PB13 ((unsigned int) 1 << 13) /* Pin Controlled by PB13 */
691#define AT91C_PB13_TK2 ((unsigned int) AT91C_PIO_PB13) /* SSC Transmit Clock 2 */
692#define AT91C_PB13_ETX3 ((unsigned int) AT91C_PIO_PB13) /* Ethernet MAC Transmit Data 3 */
693#define AT91C_PIO_PB12 ((unsigned int) 1 << 12) /* Pin Controlled by PB12 */
694#define AT91C_PB12_TF2 ((unsigned int) AT91C_PIO_PB12) /* SSC Transmit Frame Sync 2 */
695#define AT91C_PB12_ETX2 ((unsigned int) AT91C_PIO_PB12) /* Ethernet MAC Transmit Data 2 */
696
697#define AT91C_PIOB_BSR ((AT91_REG *) 0xFFFFF674) /* (PIOB) Select B Register */
wdenk8dba0502003-03-31 16:34:49 +0000[diff] [blame]698#define AT91C_PIOB_PDR ((AT91_REG *) 0xFFFFF604) /* (PIOB) PIO Disable Register */
699
700#define AT91C_EBI_CS3A_SMC_SmartMedia ((unsigned int) 0x1 << 3) /* (EBI) Chip Select 3 is assigned to the Static Memory Controller and the SmartMedia Logic is activated. */
701#define AT91C_SMC2_ACSS_STANDARD ((unsigned int) 0x0 << 16) /* (SMC2) Standard, asserted at the beginning of the access and deasserted at the end. */
702#define AT91C_SMC2_DBW_8 ((unsigned int) 0x2 << 13) /* (SMC2) 8-bit. */
703#define AT91C_SMC2_WSEN ((unsigned int) 0x1 << 7) /* (SMC2) Wait State Enable */
704#define AT91C_PIOC_ASR ((AT91_REG *) 0xFFFFF870) /* (PIOC) Select A Register */
705#define AT91C_PIOC_SODR ((AT91_REG *) 0xFFFFF830) /* (PIOC) Set Output Data Register */
706#define AT91C_PIOC_CODR ((AT91_REG *) 0xFFFFF834) /* (PIOC) Clear Output Data Register */
707#define AT91C_PIOC_PDSR ((AT91_REG *) 0xFFFFF83C) /* (PIOC) Pin Data Status Register */
708
wdenk381669a2003-06-16 23:50:08 +0000[diff] [blame]709#define AT91C_BASE_SPI ((AT91PS_SPI) 0xFFFE0000) /* (SPI) Base Address */
710#define AT91C_BASE_EMAC ((AT91PS_EMAC) 0xFFFBC000) /* (EMAC) Base Address */
711#define AT91C_BASE_PMC ((AT91PS_PMC) 0xFFFFFC00) /* (PMC) Base Address */
wdenk8dba0502003-03-31 16:34:49 +0000[diff] [blame]712#define AT91C_BASE_TC0 ((AT91PS_TC) 0xFFFA0000) /* (TC0) Base Address */
wdenk70ae5b42004-10-10 17:05:18 +0000[diff] [blame]713#define AT91C_BASE_DBGU ((AT91PS_DBGU) 0xFFFFF200) /* (DBGU) Base Address */
714#define AT91C_BASE_CKGR ((AT91PS_CKGR) 0xFFFFFC20) /* (CKGR) Base Address */
715#define AT91C_BASE_PIOC ((AT91PS_PIO) 0xFFFFF800) /* (PIOC) Base Address */
wdenk381669a2003-06-16 23:50:08 +0000[diff] [blame]716#define AT91C_BASE_PIOB ((AT91PS_PIO) 0xFFFFF600) /* (PIOB) Base Address */
wdenk8dba0502003-03-31 16:34:49 +0000[diff] [blame]717#define AT91C_BASE_PIOA ((AT91PS_PIO) 0xFFFFF400) /* (PIOA) Base Address */
718#define AT91C_EBI_CSA ((AT91_REG *) 0xFFFFFF60) /* (EBI) Chip Select Assignment Register */
719#define AT91C_BASE_SMC2 ((AT91PS_SMC2) 0xFFFFFF70) /* (SMC2) Base Address */
wdenk70ae5b42004-10-10 17:05:18 +0000[diff] [blame]720#define AT91C_BASE_US0 ((AT91PS_USART) 0xFFFC0000) /* (US0) Base Address */
wdenk8dba0502003-03-31 16:34:49 +0000[diff] [blame]721#define AT91C_BASE_US1 ((AT91PS_USART) 0xFFFC4000) /* (US1) Base Address */
722#define AT91C_TCB0_BMR ((AT91_REG *) 0xFFFA00C4) /* (TCB0) TC Block Mode Register */
723#define AT91C_TCB0_BCR ((AT91_REG *) 0xFFFA00C0) /* (TCB0) TC Block Control Register */
724#define AT91C_PIOC_PDR ((AT91_REG *) 0xFFFFF804) /* (PIOC) PIO Disable Register */
725#define AT91C_PIOC_PER ((AT91_REG *) 0xFFFFF800) /* (PIOC) PIO Enable Register */
726#define AT91C_PIOC_ODR ((AT91_REG *) 0xFFFFF814) /* (PIOC) Output Disable Registerr */
727#define AT91C_PIOB_PER ((AT91_REG *) 0xFFFFF600) /* (PIOB) PIO Enable Register */
728#define AT91C_PIOB_ODR ((AT91_REG *) 0xFFFFF614) /* (PIOB) Output Disable Registerr */
729#define AT91C_PIOB_PDSR ((AT91_REG *) 0xFFFFF63C) /* (PIOB) Pin Data Status Register */
wdenk381669a2003-06-16 23:50:08 +0000[diff] [blame]730
wdenk8dba0502003-03-31 16:34:49 +0000[diff] [blame]731#endif