Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 20d6209754ca854e2ce599d6fc57624d208d56c0 / . / configs / chromebook_jerry_defconfig
blob: 63de6742419c4cc2c706e470ec74d01b44c75847 [file] [log] [blame]
Simon Glass9d5d1cc2015-08-30 16:55:42 -0600[diff] [blame]1CONFIG_ARM=y
2CONFIG_ARCH_ROCKCHIP=y
3CONFIG_SYS_MALLOC_F_LEN=0x2000
4CONFIG_ROCKCHIP_RK3288=y
Tom Rini9834b902017-03-13 13:48:42 -0400[diff] [blame]5# CONFIG_SPL_MMC_SUPPORT is not set
Simon Glass9d5d1cc2015-08-30 16:55:42 -0600[diff] [blame]6CONFIG_TARGET_CHROMEBOOK_JERRY=y
Simon Glass219d6122016-09-12 23:18:57 -0600[diff] [blame]7CONFIG_SPL_SPI_FLASH_SUPPORT=y
Simon Glassb24fdca2016-09-12 23:18:58 -0600[diff] [blame]8CONFIG_SPL_SPI_SUPPORT=y
Thomas Chou3a077cd2015-11-11 21:39:33 +0800[diff] [blame]9CONFIG_SPL_STACK_R_ADDR=0x80000
Simon Glassba8635d2016-11-13 14:22:10 -0700[diff] [blame]10CONFIG_DEFAULT_DEVICE_TREE="rk3288-veyron-jerry"
Simon Glass4458d3b2016-10-17 20:12:35 -0600[diff] [blame]11CONFIG_SILENT_CONSOLE=y
Simon Glass9fd2a022016-10-17 20:12:37 -0600[diff] [blame]12# CONFIG_DISPLAY_CPUINFO is not set
Simon Glasse608ced2017-05-31 17:57:33 -0600[diff] [blame]13CONFIG_BOARD_EARLY_INIT_F=y
Simon Glass9d5d1cc2015-08-30 16:55:42 -0600[diff] [blame]14CONFIG_SPL_STACK_R=y
Simon Glass3b4057b2016-01-21 19:43:35 -0700[diff] [blame]15CONFIG_SPL_STACK_R_MALLOC_SIMPLE_LEN=0x2000
Simon Glass9d5d1cc2015-08-30 16:55:42 -0600[diff] [blame]16# CONFIG_CMD_IMLS is not set
Patrick Delaunay73287092017-01-27 11:00:42 +0100[diff] [blame]17CONFIG_CMD_GPT=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]18CONFIG_CMD_MMC=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]19CONFIG_CMD_SF=y
20CONFIG_CMD_SPI=y
21CONFIG_CMD_I2C=y
22CONFIG_CMD_GPIO=y
Simon Glass9d5d1cc2015-08-30 16:55:42 -0600[diff] [blame]23# CONFIG_CMD_SETEXPR is not set
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]24CONFIG_CMD_CACHE=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]25CONFIG_CMD_TIME=y
Simon Glass9d5d1cc2015-08-30 16:55:42 -0600[diff] [blame]26CONFIG_CMD_PMIC=y
27CONFIG_CMD_REGULATOR=y
Patrick Delaunayf7e07722017-01-27 11:00:37 +0100[diff] [blame]28# CONFIG_SPL_DOS_PARTITION is not set
Patrick Delaunay21d3bce2017-01-27 11:00:38 +0100[diff] [blame]29# CONFIG_SPL_ISO_PARTITION is not set
Patrick Delaunay8a4f2bd2017-01-27 11:00:41 +0100[diff] [blame]30# CONFIG_SPL_EFI_PARTITION is not set
Patrick Delaunay73287092017-01-27 11:00:42 +0100[diff] [blame]31CONFIG_SPL_PARTITION_UUIDS=y
Simon Glass9d5d1cc2015-08-30 16:55:42 -0600[diff] [blame]32CONFIG_SPL_OF_CONTROL=y
Simon Glass95994612016-11-13 14:22:09 -0700[diff] [blame]33CONFIG_OF_SPL_REMOVE_PROPS="pinctrl-0 pinctrl-names clock-names interrupt-parent assigned-clocks assigned-clock-rates assigned-clock-parents"
Masahiro Yamada74f09b82016-12-07 22:10:25 +0900[diff] [blame]34CONFIG_SPL_OF_PLATDATA=y
Simon Glass9d5d1cc2015-08-30 16:55:42 -0600[diff] [blame]35CONFIG_REGMAP=y
huang lindd8515e2015-11-17 14:20:13 +0800[diff] [blame]36CONFIG_SPL_REGMAP=y
Simon Glass9d5d1cc2015-08-30 16:55:42 -0600[diff] [blame]37CONFIG_SYSCON=y
Simon Glass3b4057b2016-01-21 19:43:35 -0700[diff] [blame]38CONFIG_SPL_SYSCON=y
Simon Glass70bad912016-01-21 19:43:49 -0700[diff] [blame]39# CONFIG_SPL_SIMPLE_BUS is not set
Bin Meng63c10982015-09-28 05:14:15 -0700[diff] [blame]40CONFIG_CLK=y
41CONFIG_SPL_CLK=y
42CONFIG_ROCKCHIP_GPIO=y
Simon Glasscf88b7c2016-01-21 19:44:13 -0700[diff] [blame]43CONFIG_I2C_CROS_EC_TUNNEL=y
Bin Meng63c10982015-09-28 05:14:15 -0700[diff] [blame]44CONFIG_SYS_I2C_ROCKCHIP=y
Simon Glasscf88b7c2016-01-21 19:44:13 -0700[diff] [blame]45CONFIG_I2C_MUX=y
Simon Glass9fd2a022016-10-17 20:12:37 -0600[diff] [blame]46CONFIG_DM_KEYBOARD=y
Simon Glasscf88b7c2016-01-21 19:44:13 -0700[diff] [blame]47CONFIG_CROS_EC_KEYB=y
Simon Glasscf88b7c2016-01-21 19:44:13 -0700[diff] [blame]48CONFIG_CROS_EC=y
49CONFIG_CROS_EC_SPI=y
Simon Glassaf0b7442016-01-21 19:43:36 -0700[diff] [blame]50CONFIG_PWRSEQ=y
Masahiro Yamada7942e912017-01-10 13:32:04 +0900[diff] [blame]51CONFIG_MMC_DW=y
Masahiro Yamadadc607f82017-01-10 13:32:03 +0900[diff] [blame]52CONFIG_MMC_DW_ROCKCHIP=y
Simon Glass9d5d1cc2015-08-30 16:55:42 -0600[diff] [blame]53CONFIG_PINCTRL=y
Simon Glass9d5d1cc2015-08-30 16:55:42 -0600[diff] [blame]54CONFIG_SPL_PINCTRL=y
Simon Glass2ac46482015-12-29 05:22:45 -0700[diff] [blame]55# CONFIG_SPL_PINCTRL_FULL is not set
Philipp Tomsicha1dcf3c2017-04-19 16:46:37 +0200[diff] [blame]56CONFIG_PINCTRL_ROCKCHIP_RK3288=y
Simon Glass9d5d1cc2015-08-30 16:55:42 -0600[diff] [blame]57CONFIG_DM_PMIC=y
Simon Glasscf88b7c2016-01-21 19:44:13 -0700[diff] [blame]58# CONFIG_SPL_PMIC_CHILDREN is not set
Jacob Chen614704b2017-05-02 14:54:52 +0800[diff] [blame]59CONFIG_PMIC_RK8XX=y
Simon Glassabd2c152016-01-21 19:45:19 -0700[diff] [blame]60CONFIG_DM_REGULATOR_FIXED=y
Jacob Chen614704b2017-05-02 14:54:52 +0800[diff] [blame]61CONFIG_REGULATOR_RK8XX=y
Simon Glassabd2c152016-01-21 19:45:19 -0700[diff] [blame]62CONFIG_PWM_ROCKCHIP=y
Simon Glass9d5d1cc2015-08-30 16:55:42 -0600[diff] [blame]63CONFIG_RAM=y
64CONFIG_SPL_RAM=y
Bin Meng63c10982015-09-28 05:14:15 -0700[diff] [blame]65CONFIG_DEBUG_UART=y
66CONFIG_DEBUG_UART_BASE=0xff690000
67CONFIG_DEBUG_UART_CLOCK=24000000
68CONFIG_DEBUG_UART_SHIFT=2
Thomas Choua6cec012015-11-19 21:48:14 +0800[diff] [blame]69CONFIG_SYS_NS16550=y
Simon Glass95994612016-11-13 14:22:09 -0700[diff] [blame]70CONFIG_ROCKCHIP_SERIAL=y
Simon Glass3b4057b2016-01-21 19:43:35 -0700[diff] [blame]71CONFIG_ROCKCHIP_SPI=y
Tom Riniafea41d2016-09-08 16:11:59 -0400[diff] [blame]72CONFIG_SYSRESET=y
Simon Glassabd2c152016-01-21 19:45:19 -0700[diff] [blame]73CONFIG_DM_VIDEO=y
Anatolij Gustschin4601eb42016-01-25 17:17:22 +0100[diff] [blame]74CONFIG_DISPLAY=y
Simon Glassabd2c152016-01-21 19:45:19 -0700[diff] [blame]75CONFIG_VIDEO_ROCKCHIP=y
eric.gao@rock-chips.com735ddea2017-04-17 22:24:23 +0800[diff] [blame]76CONFIG_DISPLAY_ROCKCHIP_EDP=y
77CONFIG_DISPLAY_ROCKCHIP_HDMI=y
Simon Glass2ac46482015-12-29 05:22:45 -0700[diff] [blame]78CONFIG_USE_TINY_PRINTF=y
Simon Glass9d5d1cc2015-08-30 16:55:42 -0600[diff] [blame]79CONFIG_CMD_DHRYSTONE=y
80CONFIG_ERRNO_STR=y
Simon Glass95994612016-11-13 14:22:09 -0700[diff] [blame]81# CONFIG_SPL_OF_LIBFDT is not set