blob: 762bbeee0a6f0a77e9d8f05c59ba839020a13556 [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
Sylvain Lemieuxc56b2d62015-07-27 13:37:36 -04002/*
3 * LPC32xx GPIO interface macro for pin mapping.
4 *
5 * (C) Copyright 2015 DENX Software Engineering GmbH
6 * Written-by: Sylvain Lemieux <slemieux@@tycoint.com>
Sylvain Lemieuxc56b2d62015-07-27 13:37:36 -04007 */
8
9#ifndef _LPC32XX_GPIO_GRP_H
10#define _LPC32XX_GPIO_GRP_H
11
12/*
13 * Macro to map the pin for the lpc32xx_gpio driver.
Sylvain Lemieux06dc5c02015-09-09 11:35:58 -040014 * Note: - GPIOS are considered here as homogeneous and linear from 0 to 159;
Sylvain Lemieuxc56b2d62015-07-27 13:37:36 -040015 * mapping is done per register, as group of 32.
16 * (see drivers/gpio/lpc32xx_gpio.c for details).
17 * - macros can be use with the following pins:
18 * P0.0 - P0.7
19 * P1.0 - P1.23
20 * P2.0 - P2.12
21 * P3 GPI_0 - GPI_9 / GPI_15 - GPI_23 / GPI_25 / GPI_27 - GPI_28
22 * P3 GPO_0 - GPO_23
23 * P3 GPIO_0 - GPIO_5 (output register only)
24 */
25#define LPC32XX_GPIO_P0_GRP 0
26#define LPC32XX_GPIO_P1_GRP 32
27#define LPC32XX_GPIO_P2_GRP 64
Sylvain Lemieuxc56b2d62015-07-27 13:37:36 -040028#define LPC32XX_GPO_P3_GRP 96
29#define LPC32XX_GPIO_P3_GRP (LPC32XX_GPO_P3_GRP + 25)
Sylvain Lemieux06dc5c02015-09-09 11:35:58 -040030#define LPC32XX_GPI_P3_GRP 128
Sylvain Lemieuxc56b2d62015-07-27 13:37:36 -040031
32/*
33 * A specific GPIO can be selected with this macro
34 * ie, GPIO P0.1 can be selected with LPC32XX_GPIO(LPC32XX_GPIO_P0_GRP, 1)
35 * See the LPC32x0 User's guide for GPIO group numbers
36 */
37#define LPC32XX_GPIO(x, y) ((x) + (y))
38
39#endif /* _LPC32XX_GPIO_GRP_H */