blob: e6bc77caaf09eb7eea032efd4e126f3bb4e05739 [file] [log] [blame]
Hao Zhang46267d82014-07-16 00:59:22 +03001/*
2 * K2E: SoC definitions
3 *
4 * (C) Copyright 2012-2014
5 * Texas Instruments Incorporated, <www.ti.com>
6 *
7 * SPDX-License-Identifier: GPL-2.0+
8 */
9
10#ifndef __ASM_ARCH_HARDWARE_K2E_H
11#define __ASM_ARCH_HARDWARE_K2E_H
12
13/* PA SS Registers */
14#define KS2_PASS_BASE 0x24000000
15
16/* Power and Sleep Controller (PSC) Domains */
17#define KS2_LPSC_MOD_RST 0
18#define KS2_LPSC_USB_1 1
19#define KS2_LPSC_USB 2
20#define KS2_LPSC_EMIF25_SPI 3
21#define KS2_LPSC_TSIP 4
22#define KS2_LPSC_DEBUGSS_TRC 5
23#define KS2_LPSC_TETB_TRC 6
24#define KS2_LPSC_PKTPROC 7
25#define KS2_LPSC_PA KS2_LPSC_PKTPROC
26#define KS2_LPSC_SGMII 8
27#define KS2_LPSC_CPGMAC KS2_LPSC_SGMII
28#define KS2_LPSC_CRYPTO 9
29#define KS2_LPSC_PCIE 10
30#define KS2_LPSC_VUSR0 12
31#define KS2_LPSC_CHIP_SRSS 13
32#define KS2_LPSC_MSMC 14
33#define KS2_LPSC_EMIF4F_DDR3 23
34#define KS2_LPSC_PCIE_1 27
35#define KS2_LPSC_XGE 50
36
Hao Zhang46267d82014-07-16 00:59:22 +030037/* Chip Interrupt Controller */
38#define KS2_CIC2_DDR3_ECC_IRQ_NUM -1 /* not defined in K2E */
39#define KS2_CIC2_DDR3_ECC_CHAN_NUM -1 /* not defined in K2E */
40
Khoronzhuk, Ivan3df3e632014-10-17 21:01:13 +030041/* SGMII SerDes */
42#define KS2_SGMII_SERDES2_BASE 0x02324000
43#define KS2_LANES_PER_SGMII_SERDES 4
44
Hao Zhang46267d82014-07-16 00:59:22 +030045/* Number of DSP cores */
46#define KS2_NUM_DSPS 1
47
Khoronzhuk, Ivan48704792014-10-17 21:01:12 +030048/* NETCP pktdma */
49#define KS2_NETCP_PDMA_CTRL_BASE 0x24186000
50#define KS2_NETCP_PDMA_TX_BASE 0x24187000
51#define KS2_NETCP_PDMA_TX_CH_NUM 21
52#define KS2_NETCP_PDMA_RX_BASE 0x24188000
53#define KS2_NETCP_PDMA_RX_CH_NUM 91
54#define KS2_NETCP_PDMA_SCHED_BASE 0x24186100
55#define KS2_NETCP_PDMA_RX_FLOW_BASE 0x24189000
56#define KS2_NETCP_PDMA_RX_FLOW_NUM 96
Khoronzhuk, Ivan48704792014-10-17 21:01:12 +030057#define KS2_NETCP_PDMA_TX_SND_QUEUE 896
58
Khoronzhuk, Ivana7894b72014-10-17 21:01:14 +030059/* NETCP */
60#define KS2_NETCP_BASE 0x24000000
61
Hao Zhang46267d82014-07-16 00:59:22 +030062#endif