blob: 949dcb265cff1228e948273012986d3f005b1c17 [file] [log] [blame]
Jon Loeliger3b971c92007-10-16 15:26:51 -05001Freescale MPC8610HPCD board
2===========================
3
4
5Building U-Boot
6---------------
7
8 $ make MPC8610HPCD_config
9 Configuring for MPC8610HPCD board...
10
11 $ make
12
13
14Flashing U-Boot
15---------------
16The flash is 128M starting at 0xF800_0000.
17
18The alternate image is at 0xFBF0_0000
19The boot image is at 0xFFF0_0000.
20
21
22To Flash U-Boot into the booting bank:
23
24 tftp 1000000 u-boot.bin
25 protect off all
26 erase fff00000 +$filesize
27 cp.b 1000000 fff00000 $filesize
28
29
30To Flash U-boot into the alternate bank
31
32 tftp 1000000 u-boot.bin
33 erase fbf00000 +$filesize
34 cp.b 1000000 fbf00000 $filesize
35
36
37pixis_reset command
38-------------------
39A new command, "pixis_reset", is introduced to reset mpc8610hpcd board
40using the FPGA sequencer. When the board restarts, it has the option
41of using either the current or alternate flash bank as the boot
42image, with or without the watchdog timer enabled, and finally with
43or without frequency changes.
44
45Usage is;
46
47 pixis_reset
48 pixis_reset altbank
49 pixis_reset altbank wd
50 pixis_reset altbank cf <SYSCLK freq> <COREPLL ratio> <MPXPLL ratio>
51 pixis_reset cf <SYSCLK freq> <COREPLL ratio> <MPXPLL ratio>
52
53Examples;
54
55 /* reset to current bank, like "reset" command */
56 pixis_reset
57
58 /* reset board but use the to alternate flash bank */
59 pixis_reset altbank
60
61 /* reset board, use alternate flash bank with watchdog timer enabled*/
62 pixis_reset altbank wd
63
64 /* reset board to alternate bank with frequency changed.
65 * 40 is SYSCLK, 2.5 is COREPLL ratio, 10 is MPXPLL ratio
66 */
67 pixis-reset altbank cf 40 2.5 10