Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 1faf95d1c6806a358e096e76544460e0fd9a2f24 / . / configs / MPC837XEMDS_defconfig
blob: 9256aac17cde8473c05233932a30021cb24739b7 [file] [log] [blame]
Masahiro Yamadad3ae6782014-07-30 14:08:14 +0900[diff] [blame]1CONFIG_PPC=y
Tom Rini07edfae2018-02-03 12:10:38 -0500[diff] [blame]2CONFIG_SYS_TEXT_BASE=0xFE000000
Mario Sixd10f3182019-01-21 09:17:53 +0100[diff] [blame]3CONFIG_SYS_CLK_FREQ=66000000
Masahiro Yamadad3ae6782014-07-30 14:08:14 +0900[diff] [blame]4CONFIG_MPC83xx=y
Mario Six4a50e562019-01-21 09:17:56 +0100[diff] [blame]5CONFIG_HIGH_BATS=y
Masahiro Yamadad3ae6782014-07-30 14:08:14 +0900[diff] [blame]6CONFIG_TARGET_MPC837XEMDS=y
Mario Six94867102019-01-21 09:17:54 +0100[diff] [blame]7CONFIG_DDR_MC_CLOCK_MODE_1_1=y
8CONFIG_SYSTEM_PLL_FACTOR_6_1=y
9CONFIG_CORE_PLL_RATIO_15_1=y
10CONFIG_PCI_HOST_MODE_ENABLE=y
11CONFIG_PCI_INT_ARBITER1_ENABLE=y
12CONFIG_BOOT_MEMORY_SPACE_LOW=y
13CONFIG_BOOT_ROM_INTERFACE_GPCM_16BIT=y
14CONFIG_TSEC1_MODE_RGMII=y
15CONFIG_TSEC2_MODE_RGMII=y
16CONFIG_LDP_PIN_MUX_STATE_0=y
Mario Sixa861ea62019-01-21 09:17:57 +0100[diff] [blame]17CONFIG_BAT0=y
18CONFIG_BAT0_NAME="SDRAM_LOWER"
19CONFIG_BAT0_BASE=0x00000000
20CONFIG_BAT0_LENGTH_256_MBYTES=y
21CONFIG_BAT0_ACCESS_RW=y
22CONFIG_BAT0_ICACHE_MEMORYCOHERENCE=y
23CONFIG_BAT0_DCACHE_MEMORYCOHERENCE=y
24CONFIG_BAT0_USER_MODE_VALID=y
25CONFIG_BAT0_SUPERVISOR_MODE_VALID=y
26CONFIG_BAT1=y
27CONFIG_BAT1_NAME="SDRAM_UPPER"
28CONFIG_BAT1_BASE=0x10000000
29CONFIG_BAT1_LENGTH_256_MBYTES=y
30CONFIG_BAT1_ACCESS_RW=y
31CONFIG_BAT1_ICACHE_MEMORYCOHERENCE=y
32CONFIG_BAT1_DCACHE_MEMORYCOHERENCE=y
33CONFIG_BAT1_USER_MODE_VALID=y
34CONFIG_BAT1_SUPERVISOR_MODE_VALID=y
35CONFIG_BAT2=y
36CONFIG_BAT2_NAME="IMMR"
37CONFIG_BAT2_BASE=0xE0000000
38CONFIG_BAT2_LENGTH_8_MBYTES=y
39CONFIG_BAT2_ACCESS_RW=y
40CONFIG_BAT2_ICACHE_INHIBITED=y
41CONFIG_BAT2_ICACHE_GUARDED=y
42CONFIG_BAT2_DCACHE_INHIBITED=y
43CONFIG_BAT2_DCACHE_GUARDED=y
44CONFIG_BAT2_USER_MODE_VALID=y
45CONFIG_BAT2_SUPERVISOR_MODE_VALID=y
46CONFIG_BAT3=y
47CONFIG_BAT3_NAME="BCSR"
48CONFIG_BAT3_BASE=0xF8000000
49CONFIG_BAT3_ACCESS_RW=y
50CONFIG_BAT3_ICACHE_INHIBITED=y
51CONFIG_BAT3_ICACHE_GUARDED=y
52CONFIG_BAT3_DCACHE_INHIBITED=y
53CONFIG_BAT3_DCACHE_GUARDED=y
54CONFIG_BAT3_USER_MODE_VALID=y
55CONFIG_BAT3_SUPERVISOR_MODE_VALID=y
56CONFIG_BAT4=y
57CONFIG_BAT4_NAME="FLASH"
58CONFIG_BAT4_BASE=0xFE000000
59CONFIG_BAT4_LENGTH_32_MBYTES=y
60CONFIG_BAT4_ACCESS_RW=y
61CONFIG_BAT4_ICACHE_MEMORYCOHERENCE=y
62CONFIG_BAT4_DCACHE_INHIBITED=y
63CONFIG_BAT4_DCACHE_GUARDED=y
64CONFIG_BAT4_USER_MODE_VALID=y
65CONFIG_BAT4_SUPERVISOR_MODE_VALID=y
66CONFIG_BAT5=y
67CONFIG_BAT5_NAME="STACK_IN_DCACHE"
68CONFIG_BAT5_BASE=0xE6000000
69CONFIG_BAT5_ACCESS_RW=y
70CONFIG_BAT5_USER_MODE_VALID=y
71CONFIG_BAT5_SUPERVISOR_MODE_VALID=y
Mario Sixb47839c2019-01-21 09:17:58 +0100[diff] [blame]72CONFIG_LBLAW0=y
73CONFIG_LBLAW0_BASE=0xFE000000
74CONFIG_LBLAW0_NAME="FLASH"
75CONFIG_LBLAW0_LENGTH_32_MBYTES=y
76CONFIG_LBLAW1=y
77CONFIG_LBLAW1_BASE=0xF8000000
78CONFIG_LBLAW1_NAME="BCSR"
79CONFIG_LBLAW1_LENGTH_32_KBYTES=y
80CONFIG_LBLAW3=y
81CONFIG_LBLAW3_BASE=0xE0600000
82CONFIG_LBLAW3_NAME="NAND"
83CONFIG_LBLAW3_LENGTH_32_KBYTES=y
Simon Glasse3ee2fb2016-02-22 22:55:43 -0700[diff] [blame]84CONFIG_OF_BOARD_SETUP=y
85CONFIG_OF_STDOUT_VIA_ALIAS=y
Heiko Schocher0b368b12016-06-07 08:31:14 +0200[diff] [blame]86CONFIG_BOOTDELAY=6
Mario Six75b23ed2018-03-28 14:38:15 +0200[diff] [blame]87CONFIG_BOARD_EARLY_INIT_R=y
Tom Rinif852e732016-04-21 21:37:19 -0400[diff] [blame]88CONFIG_HUSH_PARSER=y
Tuomas Tynkkynen28d56bd2017-10-08 21:48:01 +0300[diff] [blame]89CONFIG_CMD_IMLS=y
Tom Rini78873cd2017-08-14 19:58:53 -0400[diff] [blame]90CONFIG_CMD_I2C=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]91CONFIG_CMD_MMC=y
Tom Rini00448d22017-07-28 21:31:42 -0400[diff] [blame]92CONFIG_CMD_NAND=y
Joe Hershberger5a9d7f12015-06-22 16:15:30 -0500[diff] [blame]93# CONFIG_CMD_SETEXPR is not set
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]94CONFIG_CMD_MII=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]95CONFIG_CMD_PING=y
Chris Packham3e257df2017-04-29 15:20:28 +1200[diff] [blame]96CONFIG_CMD_DATE=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]97CONFIG_CMD_EXT2=y
98CONFIG_CMD_FAT=y
Mario Six41d7d972018-03-28 14:38:19 +0200[diff] [blame]99CONFIG_FSL_ESDHC=y
Masahiro Yamada8cea9b52017-02-11 22:43:54 +0900[diff] [blame]100CONFIG_MTD_NOR_FLASH=y
Adam Ford76da1b22018-10-14 15:10:50 -0500[diff] [blame]101CONFIG_FLASH_CFI_DRIVER=y
102CONFIG_SYS_FLASH_PROTECTION=y
103CONFIG_SYS_FLASH_CFI=y
Mario Sixf504d1a2018-04-27 14:52:21 +0200[diff] [blame]104CONFIG_PHY_MARVELL=y
Adam Ford53705472018-07-20 23:03:57 -0500[diff] [blame]105CONFIG_MII=y
Mario Sixda4fc932018-03-28 14:38:18 +0200[diff] [blame]106CONFIG_TSEC_ENET=y
Tom Rinif48e0252016-10-26 17:15:37 -0400[diff] [blame]107# CONFIG_PCI is not set
Thomas Choua6cec012015-11-19 21:48:14 +0800[diff] [blame]108CONFIG_SYS_NS16550=y
Simon Glassa66c5412016-02-22 22:55:42 -0700[diff] [blame]109CONFIG_OF_LIBFDT=y
Mario Six1faf95d2019-01-21 09:18:03 +0100[diff] [blame^]110CONFIG_ELBC_BR0_OR0=y
111CONFIG_BR0_OR0_NAME="FLASH"
112CONFIG_BR0_OR0_BASE=0xFE000000
113CONFIG_BR0_MACHINE_GPCM=y
114CONFIG_BR0_PORTSIZE_16BIT=y
115CONFIG_OR0_AM_32_MBYTES=y
116CONFIG_OR0_ACS_HALF_CYCLE_EARLIER=y
117CONFIG_OR0_CSNT_EARLIER=y
118CONFIG_OR0_EAD_EXTRA=y
119CONFIG_OR0_SCY_15=y
120CONFIG_OR0_XACS_EXTENDED=y
121CONFIG_OR0_XAM_SET=y
122CONFIG_OR0_TRLX_RELAXED=y
123CONFIG_OR0_EHTR_8_CYCLE=y
124CONFIG_ELBC_BR1_OR1=y
125CONFIG_BR1_OR1_NAME="BCSR"
126CONFIG_BR1_OR1_BASE=0xF8000000
127CONFIG_BR1_MACHINE_GPCM=y
128CONFIG_BR1_PORTSIZE_8BIT=y
129CONFIG_OR1_AM_32_KBYTES=y
130CONFIG_OR1_CSNT_EARLIER=y
131CONFIG_OR1_EAD_EXTRA=y
132CONFIG_OR1_SCY_15=y
133CONFIG_OR1_XACS_EXTENDED=y
134CONFIG_OR1_XAM_SET=y
135CONFIG_OR1_TRLX_RELAXED=y
136CONFIG_OR1_EHTR_8_CYCLE=y
137CONFIG_ELBC_BR3_OR3=y
138CONFIG_BR3_OR3_NAME="NAND"
139CONFIG_BR3_OR3_BASE=0xE0600000
140CONFIG_BR3_ERRORCHECKING_BOTH=y
141CONFIG_BR3_MACHINE_FCM=y
142CONFIG_BR3_PORTSIZE_8BIT=y
143CONFIG_OR3_AM_32_KBYTES=y
144CONFIG_OR3_BCTLD_NOT_ASSERTED=y
145CONFIG_OR3_RST_ONE_CLOCK=y
146CONFIG_OR3_SCY_1=y
147CONFIG_OR3_TRLX_RELAXED=y
148CONFIG_OR3_CHT_TWO_CLOCK=y
149CONFIG_OR3_CST_ONE_CLOCK=y
150CONFIG_OR3_EHTR_8_CYCLE=y