Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 1fa70f831c4f47bb9ddc5fd52146a753c61ff1b0 / . / configs / x530_defconfig
blob: f4013ed3cb244cc02c095de41acd0693576df4e3 [file] [log] [blame]
Chris Packhamb55b2c92019-01-10 21:01:00 +1300[diff] [blame]1CONFIG_ARM=y
Adam Fordd36b1022019-08-14 08:29:25 -0500[diff] [blame]2CONFIG_ARCH_CPU_INIT=y
Chris Packhamb55b2c92019-01-10 21:01:00 +1300[diff] [blame]3CONFIG_ARCH_MVEBU=y
4CONFIG_SYS_TEXT_BASE=0x00800000
5CONFIG_SPL_LIBCOMMON_SUPPORT=y
6CONFIG_SPL_LIBGENERIC_SUPPORT=y
7CONFIG_SYS_MALLOC_F_LEN=0x2000
8CONFIG_TARGET_X530=y
9CONFIG_SPL_SERIAL_SUPPORT=y
Tom Rini5cd7ece2019-11-18 20:02:10 -0500[diff] [blame]10CONFIG_ENV_SIZE=0x10000
11CONFIG_ENV_OFFSET=0x100000
Tom Rinic9285bf2019-04-29 15:54:04 -0400[diff] [blame]12CONFIG_NR_DRAM_BANKS=2
Chris Packhamb55b2c92019-01-10 21:01:00 +1300[diff] [blame]13CONFIG_SPL=y
14CONFIG_DEBUG_UART_BASE=0xd0012000
15CONFIG_DEBUG_UART_CLOCK=250000000
Tom Rini5cd7ece2019-11-18 20:02:10 -0500[diff] [blame]16CONFIG_ENV_SECT_SIZE=0x40000
Chris Packhamb55b2c92019-01-10 21:01:00 +1300[diff] [blame]17CONFIG_SPL_SPI_FLASH_SUPPORT=y
18CONFIG_SPL_SPI_SUPPORT=y
19CONFIG_DEBUG_UART=y
Tom Rini527ded82019-09-23 11:47:37 -0400[diff] [blame]20CONFIG_SPL_TEXT_BASE=0x40000030
Chris Packhamb55b2c92019-01-10 21:01:00 +1300[diff] [blame]21CONFIG_FIT=y
22CONFIG_FIT_VERBOSE=y
23CONFIG_SILENT_CONSOLE=y
24CONFIG_SILENT_U_BOOT_ONLY=y
25CONFIG_SILENT_CONSOLE_UPDATE_ON_RELOC=y
26CONFIG_MISC_INIT_R=y
Chris Packham17ca1432019-02-18 10:30:54 +1300[diff] [blame]27CONFIG_SPL_BOARD_INIT=y
Hannes Schmelzer80db75f2019-08-22 15:41:45 +0200[diff] [blame]28CONFIG_SPL_SPI_LOAD=y
Hannes Schmelzer38df9972019-08-22 15:41:46 +0200[diff] [blame]29CONFIG_SYS_SPI_U_BOOT_OFFS=0x24000
Chris Packham17ca1432019-02-18 10:30:54 +1300[diff] [blame]30CONFIG_SPL_WATCHDOG_SUPPORT=y
Chris Packhamb55b2c92019-01-10 21:01:00 +1300[diff] [blame]31CONFIG_CMD_MEMINFO=y
32# CONFIG_CMD_FLASH is not set
33CONFIG_CMD_GPIO=y
34CONFIG_CMD_I2C=y
Chris Packhamb55b2c92019-01-10 21:01:00 +1300[diff] [blame]35CONFIG_CMD_SPI=y
36CONFIG_CMD_USB=y
37# CONFIG_CMD_SETEXPR is not set
38CONFIG_CMD_DHCP=y
39CONFIG_CMD_TFTPPUT=y
40CONFIG_CMD_MII=y
41CONFIG_CMD_PING=y
42CONFIG_CMD_CACHE=y
43CONFIG_CMD_TIME=y
44CONFIG_CMD_EXT2=y
45CONFIG_CMD_EXT4=y
46CONFIG_CMD_FAT=y
47CONFIG_CMD_FS_GENERIC=y
48CONFIG_DEFAULT_DEVICE_TREE="armada-385-atl-x530"
49CONFIG_ENV_IS_IN_SPI_FLASH=y
Tom Rini5cd7ece2019-11-18 20:02:10 -0500[diff] [blame]50CONFIG_ENV_ADDR=0x100000
Chris Packhamb55b2c92019-01-10 21:01:00 +1300[diff] [blame]51CONFIG_SPL_OF_TRANSLATE=y
52CONFIG_BLK=y
53CONFIG_DM_GPIO=y
54CONFIG_DM_I2C=y
55CONFIG_SYS_I2C_MVTWSI=y
56CONFIG_I2C_MUX=y
57CONFIG_I2C_MUX_PCA954x=y
Chris Packhamb55b2c92019-01-10 21:01:00 +1300[diff] [blame]58# CONFIG_MMC is not set
59CONFIG_NAND=y
Stefan Roese23b37f92019-08-22 12:28:04 +0200[diff] [blame]60CONFIG_SYS_NAND_USE_FLASH_BBT=y
Chris Packhamb55b2c92019-01-10 21:01:00 +1300[diff] [blame]61CONFIG_NAND_PXA3XX=y
Patrick Delaunay0df81042019-02-27 15:20:36 +0100[diff] [blame]62CONFIG_SF_DEFAULT_BUS=1
63CONFIG_SF_DEFAULT_SPEED=50000000
Chris Packhamb55b2c92019-01-10 21:01:00 +1300[diff] [blame]64CONFIG_SPI_FLASH_BAR=y
65CONFIG_SPI_FLASH_MACRONIX=y
66CONFIG_SPI_FLASH_STMICRO=y
67CONFIG_SPI_FLASH_SST=y
68CONFIG_MTD_UBI=y
69CONFIG_PCI=y
Stefan Roese3179ec62019-01-25 11:52:43 +0100[diff] [blame]70CONFIG_DM_PCI_COMPAT=y
71CONFIG_PCI_MVEBU=y
Chris Packhamb55b2c92019-01-10 21:01:00 +1300[diff] [blame]72CONFIG_DM_RTC=y
73CONFIG_RTC_DS1307=y
74CONFIG_DEBUG_UART_SHIFT=2
75CONFIG_SYS_NS16550=y
76CONFIG_KIRKWOOD_SPI=y
77CONFIG_USB=y
78CONFIG_DM_USB=y
79CONFIG_USB_EHCI_HCD=y
80CONFIG_USB_STORAGE=y
81CONFIG_USB_HOST_ETHER=y
82CONFIG_USB_ETHER_ASIX=y
83CONFIG_USB_ETHER_ASIX88179=y
Chris Packham17ca1432019-02-18 10:30:54 +1300[diff] [blame]84CONFIG_WDT=y
85CONFIG_WDT_ORION=y