blob: 5bacc9d834a34d976d826f54256cfc7a2c1923e6 [file] [log] [blame]
Andrej Rosanofddfa9c2015-04-08 18:56:30 +02001/*
2 * USB armory MkI board configuration settings
3 * http://inversepath.com/usbarmory
4 *
5 * Copyright (C) 2015, Inverse Path
6 * Andrej Rosano <andrej@inversepath.com>
7 *
8 * SPDX-License-Identifier:|____GPL-2.0+
9 */
10
11#ifndef __CONFIG_H
12#define __CONFIG_H
13
Gong Qianyu52de2e52015-10-26 19:47:42 +080014#define CONFIG_SYS_FSL_CLK
Andrej Rosanofddfa9c2015-04-08 18:56:30 +020015#define CONFIG_MXC_GPIO
16
17#include <asm/arch/imx-regs.h>
Andrej Rosanofddfa9c2015-04-08 18:56:30 +020018
19#include <config_distro_defaults.h>
20
Andrej Rosanofddfa9c2015-04-08 18:56:30 +020021/* U-Boot environment */
Andrej Rosanofddfa9c2015-04-08 18:56:30 +020022#define CONFIG_ENV_OFFSET (6 * 64 * 1024)
23#define CONFIG_ENV_SIZE (8 * 1024)
Andrej Rosanofddfa9c2015-04-08 18:56:30 +020024#define CONFIG_SYS_MMC_ENV_DEV 0
25
26/* U-Boot general configurations */
27#define CONFIG_SYS_CBSIZE 512
28#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16)
29#define CONFIG_SYS_MAXARGS 16
30#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
31
32/* UART */
33#define CONFIG_MXC_UART
34#define CONFIG_MXC_UART_BASE UART1_BASE
35#define CONFIG_CONS_INDEX 1
Andrej Rosanofddfa9c2015-04-08 18:56:30 +020036
37/* SD/MMC */
Andrej Rosanofddfa9c2015-04-08 18:56:30 +020038#define CONFIG_FSL_ESDHC
39#define CONFIG_SYS_FSL_ESDHC_ADDR 0
40#define CONFIG_SYS_FSL_ESDHC_NUM 1
Andrej Rosanofddfa9c2015-04-08 18:56:30 +020041
42/* USB */
Andrej Rosanofddfa9c2015-04-08 18:56:30 +020043#define CONFIG_USB_EHCI_MX5
Andrej Rosanofddfa9c2015-04-08 18:56:30 +020044#define CONFIG_MXC_USB_PORT 1
45#define CONFIG_MXC_USB_PORTSC (PORT_PTS_UTMI | PORT_PTS_PTW)
46#define CONFIG_MXC_USB_FLAGS 0
47
48/* I2C */
Andrej Rosanofddfa9c2015-04-08 18:56:30 +020049#define CONFIG_SYS_I2C
50#define CONFIG_SYS_I2C_MXC
Albert ARIBAUD \\(3ADEV\\)eb943872015-09-21 22:43:38 +020051#define CONFIG_SYS_I2C_MXC_I2C1 /* enable I2C bus 1 */
52#define CONFIG_SYS_I2C_MXC_I2C2 /* enable I2C bus 2 */
Andrej Rosanofddfa9c2015-04-08 18:56:30 +020053
54/* Fuse */
Andrej Rosanofddfa9c2015-04-08 18:56:30 +020055#define CONFIG_FSL_IIM
56
Andrej Rosanof079e0d2016-06-20 17:21:48 +020057/* U-Boot memory offsets */
Andrej Rosanofddfa9c2015-04-08 18:56:30 +020058#define CONFIG_LOADADDR 0x72000000
59#define CONFIG_SYS_TEXT_BASE 0x77800000
60#define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR
Andrej Rosanof079e0d2016-06-20 17:21:48 +020061
62/* Linux boot */
Andrej Rosanofddfa9c2015-04-08 18:56:30 +020063#define CONFIG_HOSTNAME usbarmory
64#define CONFIG_BOOTCOMMAND \
65 "run distro_bootcmd; " \
66 "setenv bootargs console=${console} ${bootargs_default}; " \
Andrej Rosanof079e0d2016-06-20 17:21:48 +020067 "ext2load mmc 0:1 ${kernel_addr_r} /boot/zImage; " \
Andrej Rosanofddfa9c2015-04-08 18:56:30 +020068 "ext2load mmc 0:1 ${fdt_addr_r} /boot/${fdtfile}; " \
Andrej Rosanof079e0d2016-06-20 17:21:48 +020069 "bootz ${kernel_addr_r} - ${fdt_addr_r}"
Andrej Rosanofddfa9c2015-04-08 18:56:30 +020070
71#define BOOT_TARGET_DEVICES(func) func(MMC, mmc, 0)
72
73#include <config_distro_bootcmd.h>
74
75#define MEM_LAYOUT_ENV_SETTINGS \
76 "kernel_addr_r=0x70800000\0" \
77 "fdt_addr_r=0x71000000\0" \
78 "scriptaddr=0x70800000\0" \
79 "pxefile_addr_r=0x70800000\0" \
80 "ramdisk_addr_r=0x73000000\0"
81
82#define CONFIG_EXTRA_ENV_SETTINGS \
83 MEM_LAYOUT_ENV_SETTINGS \
84 "bootargs_default=root=/dev/mmcblk0p1 rootwait rw\0" \
85 "fdtfile=imx53-usbarmory.dtb\0" \
86 "console=ttymxc0,115200\0" \
87 BOOTENV
88
Andrej Rosanobab77d02016-06-20 17:21:49 +020089#ifndef CONFIG_CMDLINE
90#define CONFIG_BOOTARGS "console=ttymxc0,115200 root=/dev/mmcblk0p1 rootwait rw"
91#define USBARMORY_FIT_PATH "/boot/usbarmory.itb"
92#define USBARMORY_FIT_ADDR "0x70800000"
93#endif
94
Andrej Rosanofddfa9c2015-04-08 18:56:30 +020095/* Physical Memory Map */
96#define CONFIG_NR_DRAM_BANKS 1
97#define PHYS_SDRAM CSD0_BASE_ADDR
98#define PHYS_SDRAM_SIZE (gd->ram_size)
99
100#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM
101#define CONFIG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR
102#define CONFIG_SYS_INIT_RAM_SIZE IRAM_SIZE
103
104#define CONFIG_SYS_INIT_SP_OFFSET \
105 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
106#define CONFIG_SYS_INIT_SP_ADDR \
107 (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
108
109#define CONFIG_SYS_MEMTEST_START 0x70000000
110#define CONFIG_SYS_MEMTEST_END 0x90000000
111
112#define CONFIG_SYS_MALLOC_LEN (10 * 1024 * 1024)
113
114#endif /* __CONFIG_H */