blob: 43fece6b8a71bfaa389123918503d3bcaaf825d5 [file] [log] [blame]
huang lin1115b642015-11-17 14:20:27 +08001/*
2 * (C) Copyright 2015 Rockchip Electronics Co., Ltd
3 *
4 * SPDX-License-Identifier: GPL-2.0+
5 */
6#ifndef __CONFIG_RK3036_COMMON_H
7#define __CONFIG_RK3036_COMMON_H
8
9#include <asm/arch/hardware.h>
Jacob Chen63dc9712016-10-08 13:47:41 +080010#include "rockchip-common.h"
huang lin1115b642015-11-17 14:20:27 +080011
huang lin1115b642015-11-17 14:20:27 +080012#define CONFIG_NR_DRAM_BANKS 1
huang lin1115b642015-11-17 14:20:27 +080013#define CONFIG_ENV_SIZE 0x2000
14#define CONFIG_SYS_MAXARGS 16
huang lin1115b642015-11-17 14:20:27 +080015#define CONFIG_SYS_MALLOC_LEN (32 << 20)
16#define CONFIG_SYS_CBSIZE 1024
17#define CONFIG_SKIP_LOWLEVEL_INIT
huang lin1115b642015-11-17 14:20:27 +080018
19#define CONFIG_SYS_TIMER_RATE (24 * 1000 * 1000)
20#define CONFIG_SYS_TIMER_BASE 0x200440a0 /* TIMER5 */
21#define CONFIG_SYS_TIMER_COUNTER (CONFIG_SYS_TIMER_BASE + 8)
22
23#define CONFIG_SYS_NS16550
24#define CONFIG_SYS_NS16550_MEM32
25
huang lin1115b642015-11-17 14:20:27 +080026#define CONFIG_SYS_TEXT_BASE 0x60000000
27#define CONFIG_SYS_INIT_SP_ADDR 0x60100000
28#define CONFIG_SYS_LOAD_ADDR 0x60800800
29#define CONFIG_SPL_STACK 0x10081fff
30#define CONFIG_SPL_TEXT_BASE 0x10081004
31
32#define CONFIG_ROCKCHIP_MAX_INIT_SIZE (4 << 10)
33#define CONFIG_ROCKCHIP_CHIP_TAG "RK30"
34
huang lin1115b642015-11-17 14:20:27 +080035/* MMC/SD IP block */
huang lin1115b642015-11-17 14:20:27 +080036#define CONFIG_BOUNCE_BUFFER
37
huang lin1115b642015-11-17 14:20:27 +080038#define CONFIG_SYS_SDRAM_BASE 0x60000000
39#define CONFIG_NR_DRAM_BANKS 1
40#define SDRAM_BANK_SIZE (512UL << 20UL)
Kever Yang5db9e672017-06-23 16:11:05 +080041#define SDRAM_MAX_SIZE (CONFIG_NR_DRAM_BANKS * SDRAM_BANK_SIZE)
huang lin1115b642015-11-17 14:20:27 +080042
43#define CONFIG_SPI_FLASH
44#define CONFIG_SPI
huang lin1115b642015-11-17 14:20:27 +080045#define CONFIG_SPI_FLASH_GIGADEVICE
46#define CONFIG_SF_DEFAULT_SPEED 20000000
47
huang lin1115b642015-11-17 14:20:27 +080048#ifndef CONFIG_SPL_BUILD
Xu Ziyuane71ce522016-07-28 11:42:34 +080049/* usb otg */
50#define CONFIG_USB_GADGET
51#define CONFIG_USB_GADGET_DUALSPEED
52#define CONFIG_USB_GADGET_DWC2_OTG
53#define CONFIG_USB_GADGET_VBUS_DRAW 0
54
55/* fastboot */
56#define CONFIG_CMD_FASTBOOT
57#define CONFIG_USB_FUNCTION_FASTBOOT
58#define CONFIG_FASTBOOT_FLASH
59#define CONFIG_FASTBOOT_FLASH_MMC_DEV 0
60#define CONFIG_FASTBOOT_BUF_ADDR CONFIG_SYS_LOAD_ADDR
61#define CONFIG_FASTBOOT_BUF_SIZE 0x08000000
62
jacob2.chen4d393482016-08-30 01:26:14 +080063/* usb mass storage */
64#define CONFIG_USB_FUNCTION_MASS_STORAGE
65#define CONFIG_CMD_USB_MASS_STORAGE
66
Xu Ziyuane71ce522016-07-28 11:42:34 +080067#define CONFIG_USB_GADGET_DOWNLOAD
68#define CONFIG_G_DNL_MANUFACTURER "Rockchip"
69#define CONFIG_G_DNL_VENDOR_NUM 0x2207
70#define CONFIG_G_DNL_PRODUCT_NUM 0x310a
71
Kever Yang096af312016-11-08 18:13:39 +080072/* usb host */
73#ifdef CONFIG_CMD_USB
Kever Yang096af312016-11-08 18:13:39 +080074#define CONFIG_USB_HOST_ETHER
75#define CONFIG_USB_ETHER_SMSC95XX
76#define CONFIG_USB_ETHER_ASIX
77#endif
huang lin1115b642015-11-17 14:20:27 +080078#define ENV_MEM_LAYOUT_SETTINGS \
79 "scriptaddr=0x60000000\0" \
80 "pxefile_addr_r=0x60100000\0" \
81 "fdt_addr_r=0x61f00000\0" \
82 "kernel_addr_r=0x62000000\0" \
83 "ramdisk_addr_r=0x64000000\0"
84
huang lin1115b642015-11-17 14:20:27 +080085#include <config_distro_bootcmd.h>
86
87/* Linux fails to load the fdt if it's loaded above 512M on a evb-rk3036 board,
88 * so limit the fdt reallocation to that */
89#define CONFIG_EXTRA_ENV_SETTINGS \
90 "fdt_high=0x7fffffff\0" \
Jacob Chene5152912016-09-19 18:46:25 +080091 "partitions=" PARTS_DEFAULT \
huang lin1115b642015-11-17 14:20:27 +080092 ENV_MEM_LAYOUT_SETTINGS \
93 BOOTENV
94#endif
95
Jacob Chenc95f3782016-09-19 18:46:28 +080096#define CONFIG_PREBOOT
97
huang lin1115b642015-11-17 14:20:27 +080098#endif