Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 1f29ce54b3971bff9e2313e9a5fe3dda2c9e1fdc / . / drivers / timer / ag101p_timer.c
blob: 8dc85c4183ccd166e797598a1a626a0e7441b0e0 [file] [log] [blame]
rick6d564b82017-05-17 10:59:20 +0800[diff] [blame]1/*
2 * Andestech ATFTMR010 timer driver
3 *
4 * (C) Copyright 2016
5 * Rick Chen, NDS32 Software Engineering, rick@andestech.com
6 *
7 * SPDX-License-Identifier: GPL-2.0+
8 */
9#include <common.h>
10#include <dm.h>
11#include <errno.h>
12#include <timer.h>
13#include <linux/io.h>
14
15DECLARE_GLOBAL_DATA_PTR;
16
17/*
18 * Timer Control Register
19 */
20#define T3_UPDOWN (1 << 11)
21#define T2_UPDOWN (1 << 10)
22#define T1_UPDOWN (1 << 9)
23#define T3_OFENABLE (1 << 8)
24#define T3_CLOCK (1 << 7)
25#define T3_ENABLE (1 << 6)
26#define T2_OFENABLE (1 << 5)
27#define T2_CLOCK (1 << 4)
28#define T2_ENABLE (1 << 3)
29#define T1_OFENABLE (1 << 2)
30#define T1_CLOCK (1 << 1)
31#define T1_ENABLE (1 << 0)
32
33/*
34 * Timer Interrupt State & Mask Registers
35 */
36#define T3_OVERFLOW (1 << 8)
37#define T3_MATCH2 (1 << 7)
38#define T3_MATCH1 (1 << 6)
39#define T2_OVERFLOW (1 << 5)
40#define T2_MATCH2 (1 << 4)
41#define T2_MATCH1 (1 << 3)
42#define T1_OVERFLOW (1 << 2)
43#define T1_MATCH2 (1 << 1)
44#define T1_MATCH1 (1 << 0)
45
46struct atftmr_timer_regs {
47 u32 t1_counter; /* 0x00 */
48 u32 t1_load; /* 0x04 */
49 u32 t1_match1; /* 0x08 */
50 u32 t1_match2; /* 0x0c */
51 u32 t2_counter; /* 0x10 */
52 u32 t2_load; /* 0x14 */
53 u32 t2_match1; /* 0x18 */
54 u32 t2_match2; /* 0x1c */
55 u32 t3_counter; /* 0x20 */
56 u32 t3_load; /* 0x24 */
57 u32 t3_match1; /* 0x28 */
58 u32 t3_match2; /* 0x2c */
59 u32 cr; /* 0x30 */
60 u32 int_state; /* 0x34 */
61 u32 int_mask; /* 0x38 */
62};
63
64struct atftmr_timer_platdata {
65 struct atftmr_timer_regs *regs;
66};
67
68static int atftmr_timer_get_count(struct udevice *dev, u64 *count)
69{
70 struct atftmr_timer_platdata *plat = dev->platdata;
71 struct atftmr_timer_regs *const regs = plat->regs;
72 u32 val;
73 val = readl(&regs->t3_counter);
74 *count = timer_conv_64(val);
75 return 0;
76}
77
78static int atftmr_timer_probe(struct udevice *dev)
79{
80 struct atftmr_timer_platdata *plat = dev->platdata;
81 struct atftmr_timer_regs *const regs = plat->regs;
82 u32 cr;
83 writel(0, &regs->t3_load);
84 writel(0, &regs->t3_counter);
85 writel(TIMER_LOAD_VAL, &regs->t3_match1);
86 writel(TIMER_LOAD_VAL, &regs->t3_match2);
87 /* disable interrupts */
88 writel(T3_MATCH1|T3_MATCH2|T3_OVERFLOW , &regs->int_mask);
89 cr = readl(&regs->cr);
90 cr |= (T3_ENABLE|T3_UPDOWN);
91 writel(cr, &regs->cr);
92 return 0;
93}
94
95static int atftme_timer_ofdata_to_platdata(struct udevice *dev)
96{
97 struct atftmr_timer_platdata *plat = dev_get_platdata(dev);
Simon Glassba1dea42017-05-17 17:18:05 -0600[diff] [blame]98 plat->regs = map_physmem(devfdt_get_addr(dev),
rick6d564b82017-05-17 10:59:20 +0800[diff] [blame]99 sizeof(struct atftmr_timer_regs),
100 MAP_NOCACHE);
101 return 0;
102}
103
104static const struct timer_ops ag101p_timer_ops = {
105 .get_count = atftmr_timer_get_count,
106};
107
108static const struct udevice_id ag101p_timer_ids[] = {
109 { .compatible = "andestech,attmr010" },
110 {}
111};
112
113U_BOOT_DRIVER(altera_timer) = {
114 .name = "ag101p_timer",
115 .id = UCLASS_TIMER,
116 .of_match = ag101p_timer_ids,
117 .ofdata_to_platdata = atftme_timer_ofdata_to_platdata,
118 .platdata_auto_alloc_size = sizeof(struct atftmr_timer_platdata),
119 .probe = atftmr_timer_probe,
120 .ops = &ag101p_timer_ops,
121 .flags = DM_FLAG_PRE_RELOC,
122};