blob: 9e59e7a4dcb3996089b23117a211e62aa262d998 [file] [log] [blame]
Marek Vasutb51f8ae2013-06-16 15:39:02 +02001/*
2 * Copyright (C) 2013 Marek Vasut <marex@denx.de>
3 *
4 * This program is free software; you can redistribute it and/or
5 * modify it under the terms of the GNU General Public License as
6 * published by the Free Software Foundation; either version 2 of
7 * the License, or (at your option) any later version.
8 *
9 * This program is distributed in the hope that it will be useful,
10 * but WITHOUT ANY WARRANTY; without even the implied warranty of
11 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
12 * GNU General Public License for more details.
13 *
14 * You should have received a copy of the GNU General Public License
15 * along with this program; if not, write to the Free Software
16 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
17 * MA 02111-1307 USA
18 */
19#ifndef __CONFIGS_MXS_H__
20#define __CONFIGS_MXS_H__
21
22/*
23 * Includes
24 */
25
26#if defined(CONFIG_MX23) && defined(CONFIG_MX28)
27#error Select either CONFIG_MX23 or CONFIG_MX28 , never both!
28#elif !defined(CONFIG_MX23) && !defined(CONFIG_MX28)
29#error Select one of CONFIG_MX23 or CONFIG_MX28 !
30#endif
31
32#include <asm/arch/regs-base.h>
33
34#if defined(CONFIG_MX23)
35#include <asm/arch/iomux-mx23.h>
36#elif defined(CONFIG_MX28)
37#include <asm/arch/iomux-mx28.h>
38#endif
39
40/*
41 * CPU specifics
42 */
43
Marek Vasutb51f8ae2013-06-16 15:39:02 +020044/* Startup hooks */
Marek Vasutb51f8ae2013-06-16 15:39:02 +020045
46/* SPL */
Mans Rullgard65d21902018-04-21 16:11:10 +010047#ifndef CONFIG_SPL_FRAMEWORK
Marek Vasutb51f8ae2013-06-16 15:39:02 +020048#define CONFIG_SPL_NO_CPU_SUPPORT_CODE
49#define CONFIG_SPL_START_S_PATH "arch/arm/cpu/arm926ejs/mxs"
Mans Rullgard65d21902018-04-21 16:11:10 +010050#endif
Marek Vasutb51f8ae2013-06-16 15:39:02 +020051
52/* Memory sizes */
53#define CONFIG_SYS_MALLOC_LEN 0x00400000 /* 4 MB for malloc */
Marek Vasutb51f8ae2013-06-16 15:39:02 +020054#define CONFIG_SYS_MEMTEST_START 0x40000000 /* Memtest start adr */
55#define CONFIG_SYS_MEMTEST_END 0x40400000 /* 4 MB RAM test */
56
57/* OCRAM at 0x0 ; 32kB on MX23 ; 128kB on MX28 */
58#define CONFIG_SYS_INIT_RAM_ADDR 0x00000000
59#if defined(CONFIG_MX23)
60#define CONFIG_SYS_INIT_RAM_SIZE (32 * 1024)
61#elif defined(CONFIG_MX28)
62#define CONFIG_SYS_INIT_RAM_SIZE (128 * 1024)
63#endif
64
65/* Point initial SP in SRAM so SPL can use it too. */
66#define CONFIG_SYS_INIT_SP_OFFSET \
67 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
68#define CONFIG_SYS_INIT_SP_ADDR \
69 (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
70
71/*
72 * We need to sacrifice first 4 bytes of RAM here to avoid triggering some
73 * strange BUG in ROM corrupting first 4 bytes of RAM when loading U-Boot
74 * binary. In case there was more of this mess, 0x100 bytes are skipped.
Marek Vasut913784a2014-03-05 20:01:13 +010075 *
76 * In case of a HAB boot, we cannot for some weird reason use the first 4KiB
77 * of DRAM when loading. Moreover, we use the first 4 KiB for IVT and CST
78 * blocks, thus U-Boot starts at offset +8 KiB of DRAM start.
79 *
80 * As for the SPL, we must avoid the first 4 KiB as well, but we load the
81 * IVT and CST to 0x8000, so we don't need to waste the subsequent 4 KiB.
Marek Vasutb51f8ae2013-06-16 15:39:02 +020082 */
Marek Vasut913784a2014-03-05 20:01:13 +010083#define CONFIG_SPL_TEXT_BASE 0x00001000
Marek Vasutb51f8ae2013-06-16 15:39:02 +020084
85/* U-Boot general configuration */
Marek Vasutb51f8ae2013-06-16 15:39:02 +020086#define CONFIG_SYS_CBSIZE 1024 /* Console I/O buffer size */
Marek Vasutb51f8ae2013-06-16 15:39:02 +020087#define CONFIG_SYS_MAXARGS 32 /* Max number of command args */
88#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
89 /* Boot argument buffer size */
Marek Vasutb51f8ae2013-06-16 15:39:02 +020090
91/* Booting Linux */
92#define CONFIG_CMDLINE_TAG
93#define CONFIG_SETUP_MEMORY_TAGS
94
95/*
96 * Drivers
97 */
98
99/* APBH DMA */
Marek Vasutb51f8ae2013-06-16 15:39:02 +0200100
101/* GPIO */
102#define CONFIG_MXS_GPIO
103
Andreas Wassdb3e24b2013-08-16 18:24:37 +0200104/*
105 * DUART Serial Driver.
106 * Conflicts with AUART driver which can be set by board.
107 */
Marek Vasutb51f8ae2013-06-16 15:39:02 +0200108#define CONFIG_PL011_CLOCK 24000000
109#define CONFIG_PL01x_PORTS { (void *)MXS_UARTDBG_BASE }
Robert P. J. Day8d56db92016-07-15 13:44:45 -0400110/* Default baudrate can be overridden by board! */
Marek Vasutb51f8ae2013-06-16 15:39:02 +0200111
112/* FEC Ethernet on SoC */
113#ifdef CONFIG_FEC_MXC
Marek Vasutb51f8ae2013-06-16 15:39:02 +0200114#ifndef CONFIG_ETHPRIME
115#define CONFIG_ETHPRIME "FEC0"
116#endif
117#ifndef CONFIG_FEC_XCV_TYPE
118#define CONFIG_FEC_XCV_TYPE RMII
119#endif
120#endif
121
Marek Vasutb51f8ae2013-06-16 15:39:02 +0200122/* LCD */
123#ifdef CONFIG_VIDEO
Marek Vasutb51f8ae2013-06-16 15:39:02 +0200124#define CONFIG_VIDEO_MXS
Marek Vasutb51f8ae2013-06-16 15:39:02 +0200125#endif
126
127/* MMC */
128#ifdef CONFIG_CMD_MMC
Marek Vasutb51f8ae2013-06-16 15:39:02 +0200129#define CONFIG_BOUNCE_BUFFER
Marek Vasutb51f8ae2013-06-16 15:39:02 +0200130#endif
131
132/* NAND */
133#ifdef CONFIG_CMD_NAND
Marek Vasutb51f8ae2013-06-16 15:39:02 +0200134#define CONFIG_SYS_MAX_NAND_DEVICE 1
135#define CONFIG_SYS_NAND_BASE 0x60000000
136#define CONFIG_SYS_NAND_5_ADDR_CYCLE
137#endif
138
Marek Vasut59251ce2014-03-06 01:52:03 +0100139/* OCOTP */
140#ifdef CONFIG_CMD_FUSE
141#define CONFIG_MXS_OCOTP
142#endif
143
Marek Vasutb51f8ae2013-06-16 15:39:02 +0200144/* SPI */
145#ifdef CONFIG_CMD_SPI
146#define CONFIG_HARD_SPI
Marek Vasutb51f8ae2013-06-16 15:39:02 +0200147#define CONFIG_SPI_HALF_DUPLEX
148#endif
149
150/* USB */
151#ifdef CONFIG_CMD_USB
Marek Vasutb51f8ae2013-06-16 15:39:02 +0200152#define CONFIG_USB_EHCI_MXS
153#define CONFIG_EHCI_IS_TDI
154#endif
155
156#endif /* __CONFIGS_MXS_H__ */