Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 1d8bbff36546baffa5062a7090a465448e527adf / . / arch / arm / dts / k3-j721e-sk-u-boot.dtsi
blob: 57da7c210a8df5c879a8f54e77ed1359bb27f908 [file] [log] [blame]
Sinthu Raja65ed6a02022-02-09 15:06:55 +0530[diff] [blame]1// SPDX-License-Identifier: GPL-2.0
2/*
3 * Copyright (C) 2021 Texas Instruments Incorporated - https://www.ti.com/
4 */
5
Neha Malcom Francis20a90042023-07-22 00:14:28 +0530[diff] [blame]6#include "k3-j721e-binman.dtsi"
Sinthu Raja65ed6a02022-02-09 15:06:55 +0530[diff] [blame]7
Neha Malcom Franciscf5bc692023-09-27 18:39:56 +0530[diff] [blame]8&cbass_main {
9 bootph-pre-ram;
Sinthu Raja65ed6a02022-02-09 15:06:55 +0530[diff] [blame]10};
11
Neha Malcom Franciscf5bc692023-09-27 18:39:56 +0530[diff] [blame]12&main_navss {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]13 bootph-pre-ram;
Sinthu Raja65ed6a02022-02-09 15:06:55 +0530[diff] [blame]14};
15
16&cbass_mcu_wakeup {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]17 bootph-pre-ram;
Sinthu Raja65ed6a02022-02-09 15:06:55 +0530[diff] [blame]18
Neha Malcom Franciscf5bc692023-09-27 18:39:56 +0530[diff] [blame]19 chipid@43000014 {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]20 bootph-pre-ram;
Sinthu Raja65ed6a02022-02-09 15:06:55 +0530[diff] [blame]21 };
Neha Malcom Franciscf5bc692023-09-27 18:39:56 +0530[diff] [blame]22};
Sinthu Raja65ed6a02022-02-09 15:06:55 +0530[diff] [blame]23
Neha Malcom Franciscf5bc692023-09-27 18:39:56 +0530[diff] [blame]24&mcu_navss {
25 bootph-pre-ram;
26};
Sinthu Raja65ed6a02022-02-09 15:06:55 +0530[diff] [blame]27
Neha Malcom Franciscf5bc692023-09-27 18:39:56 +0530[diff] [blame]28&mcu_ringacc {
29 bootph-pre-ram;
30};
Sinthu Raja65ed6a02022-02-09 15:06:55 +0530[diff] [blame]31
Neha Malcom Franciscf5bc692023-09-27 18:39:56 +0530[diff] [blame]32&mcu_udmap {
33 reg = <0x0 0x285c0000 0x0 0x100>,
34 <0x0 0x284c0000 0x0 0x4000>,
35 <0x0 0x2a800000 0x0 0x40000>,
36 <0x0 0x284a0000 0x0 0x4000>,
37 <0x0 0x2aa00000 0x0 0x40000>,
38 <0x0 0x28400000 0x0 0x2000>;
39 reg-names = "gcfg", "rchan", "rchanrt", "tchan",
40 "tchanrt", "rflow";
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]41 bootph-pre-ram;
Sinthu Raja65ed6a02022-02-09 15:06:55 +0530[diff] [blame]42};
43
44&secure_proxy_main {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]45 bootph-pre-ram;
Sinthu Raja65ed6a02022-02-09 15:06:55 +0530[diff] [blame]46};
47
48&dmsc {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]49 bootph-pre-ram;
Sinthu Raja65ed6a02022-02-09 15:06:55 +0530[diff] [blame]50 k3_sysreset: sysreset-controller {
51 compatible = "ti,sci-sysreset";
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]52 bootph-pre-ram;
Sinthu Raja65ed6a02022-02-09 15:06:55 +0530[diff] [blame]53 };
54};
55
56&k3_pds {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]57 bootph-pre-ram;
Sinthu Raja65ed6a02022-02-09 15:06:55 +0530[diff] [blame]58};
59
60&k3_clks {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]61 bootph-pre-ram;
Sinthu Raja65ed6a02022-02-09 15:06:55 +0530[diff] [blame]62};
63
64&k3_reset {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]65 bootph-pre-ram;
Sinthu Raja65ed6a02022-02-09 15:06:55 +0530[diff] [blame]66};
67
68&wkup_pmx0 {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]69 bootph-pre-ram;
Sinthu Raja65ed6a02022-02-09 15:06:55 +0530[diff] [blame]70};
71
72&main_pmx0 {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]73 bootph-pre-ram;
Sinthu Raja65ed6a02022-02-09 15:06:55 +0530[diff] [blame]74};
75
76&main_uart0 {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]77 bootph-pre-ram;
Sinthu Raja65ed6a02022-02-09 15:06:55 +0530[diff] [blame]78};
79
80&mcu_uart0 {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]81 bootph-pre-ram;
Sinthu Raja65ed6a02022-02-09 15:06:55 +0530[diff] [blame]82};
83
Sinthu Raja65ed6a02022-02-09 15:06:55 +0530[diff] [blame]84&main_sdhci1 {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]85 bootph-pre-ram;
Sinthu Raja65ed6a02022-02-09 15:06:55 +0530[diff] [blame]86};
87
Neha Malcom Franciscf5bc692023-09-27 18:39:56 +0530[diff] [blame]88&main_uart0_pins_default {
89 bootph-pre-ram;
Sinthu Raja65ed6a02022-02-09 15:06:55 +0530[diff] [blame]90};
91
92&main_usbss0_pins_default {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]93 bootph-pre-ram;
Sinthu Raja65ed6a02022-02-09 15:06:55 +0530[diff] [blame]94};
95
96&usbss0 {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]97 bootph-pre-ram;
Sinthu Raja65ed6a02022-02-09 15:06:55 +0530[diff] [blame]98};
99
100&usb0 {
101 dr_mode = "host";
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]102 bootph-pre-ram;
Sinthu Raja65ed6a02022-02-09 15:06:55 +0530[diff] [blame]103};
104
Sinthu Raja65ed6a02022-02-09 15:06:55 +0530[diff] [blame]105&main_usbss1_pins_default {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]106 bootph-pre-ram;
Sinthu Raja65ed6a02022-02-09 15:06:55 +0530[diff] [blame]107};
108
109&usbss1 {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]110 bootph-pre-ram;
Sinthu Raja65ed6a02022-02-09 15:06:55 +0530[diff] [blame]111};
112
113&usb1 {
114 dr_mode = "host";
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]115 bootph-pre-ram;
Sinthu Raja65ed6a02022-02-09 15:06:55 +0530[diff] [blame]116};
117
Sinthu Raja65ed6a02022-02-09 15:06:55 +0530[diff] [blame]118&main_mmc1_pins_default {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]119 bootph-pre-ram;
Sinthu Raja65ed6a02022-02-09 15:06:55 +0530[diff] [blame]120};
121
122&wkup_i2c0_pins_default {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]123 bootph-pre-ram;
Sinthu Raja65ed6a02022-02-09 15:06:55 +0530[diff] [blame]124};
125
126&wkup_i2c0 {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]127 bootph-pre-ram;
Sinthu Raja65ed6a02022-02-09 15:06:55 +0530[diff] [blame]128};
129
Neha Malcom Franciscf5bc692023-09-27 18:39:56 +0530[diff] [blame]130&wkup_uart0 {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]131 bootph-pre-ram;
Neha Malcom Franciscf5bc692023-09-27 18:39:56 +0530[diff] [blame]132 status = "okay";
Sinthu Raja65ed6a02022-02-09 15:06:55 +0530[diff] [blame]133};
134
Sinthu Raja65ed6a02022-02-09 15:06:55 +0530[diff] [blame]135&mcu_fss0_ospi0_pins_default {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]136 bootph-pre-ram;
Sinthu Raja65ed6a02022-02-09 15:06:55 +0530[diff] [blame]137};
138
139&fss {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]140 bootph-pre-ram;
Sinthu Raja65ed6a02022-02-09 15:06:55 +0530[diff] [blame]141};
142
Neha Malcom Franciscf5bc692023-09-27 18:39:56 +0530[diff] [blame]143&main_esm {
144 bootph-pre-ram;
Sinthu Raja490d7162023-04-03 12:03:12 -0500[diff] [blame]145};
146
Sinthu Raja65ed6a02022-02-09 15:06:55 +0530[diff] [blame]147&ospi0 {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]148 bootph-pre-ram;
Sinthu Raja65ed6a02022-02-09 15:06:55 +0530[diff] [blame]149
150 flash@0 {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]151 bootph-pre-ram;
Sinthu Raja65ed6a02022-02-09 15:06:55 +0530[diff] [blame]152
153 partition@3fc0000 {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]154 bootph-pre-ram;
Sinthu Raja65ed6a02022-02-09 15:06:55 +0530[diff] [blame]155 };
156 };
157};