| Tom Rini | 10e4779 | 2018-05-06 17:58:06 -0400 | [diff] [blame] | 1 | /* SPDX-License-Identifier: GPL-2.0+ */ |
| Stefan Roese | 0391577 | 2014-10-22 12:13:18 +0200 | [diff] [blame] | 2 | /* |
| Stefan Roese | 114bba6 | 2015-12-03 12:39:45 +0100 | [diff] [blame] | 3 | * Copyright (C) 2014-2015 Stefan Roese <sr@denx.de> |
| Stefan Roese | 0391577 | 2014-10-22 12:13:18 +0200 | [diff] [blame] | 4 | */ |
| 5 | |
| 6 | #ifndef _CONFIG_DB_MV7846MP_GP_H |
| 7 | #define _CONFIG_DB_MV7846MP_GP_H |
| 8 | |
| 9 | /* |
| Stefan Roese | 3dbf35c | 2015-08-06 14:27:36 +0200 | [diff] [blame] | 10 | * TEXT_BASE needs to be below 16MiB, since this area is scrubbed |
| 11 | * for DDR ECC byte filling in the SPL before loading the main |
| 12 | * U-Boot into it. |
| 13 | */ |
| Stefan Roese | 0391577 | 2014-10-22 12:13:18 +0200 | [diff] [blame] | 14 | |
| Stefan Roese | 0391577 | 2014-10-22 12:13:18 +0200 | [diff] [blame] | 15 | /* I2C */ |
| Tom Rini | c188ed4 | 2022-12-04 10:04:09 -0500 | [diff] [blame] | 16 | #define CFG_I2C_MVTWSI_BASE0 MVEBU_TWSI_BASE |
| Stefan Roese | 0391577 | 2014-10-22 12:13:18 +0200 | [diff] [blame] | 17 | |
| Stefan Roese | 58613c7 | 2015-07-22 18:05:43 +0200 | [diff] [blame] | 18 | /* USB/EHCI configuration */ |
| Stefan Roese | 58613c7 | 2015-07-22 18:05:43 +0200 | [diff] [blame] | 19 | |
| Stefan Roese | 0391577 | 2014-10-22 12:13:18 +0200 | [diff] [blame] | 20 | /* Environment in SPI NOR flash */ |
| Stefan Roese | 0391577 | 2014-10-22 12:13:18 +0200 | [diff] [blame] | 21 | |
| Stefan Roese | 645949b | 2015-07-23 10:26:18 +0200 | [diff] [blame] | 22 | /* NAND */ |
| Stefan Roese | 645949b | 2015-07-23 10:26:18 +0200 | [diff] [blame] | 23 | |
| Stefan Roese | 0391577 | 2014-10-22 12:13:18 +0200 | [diff] [blame] | 24 | /* |
| 25 | * mv-common.h should be defined after CMD configs since it used them |
| 26 | * to enable certain macros |
| 27 | */ |
| 28 | #include "mv-common.h" |
| 29 | |
| Stefan Roese | f3679a3 | 2015-01-19 11:33:46 +0100 | [diff] [blame] | 30 | /* |
| 31 | * Memory layout while starting into the bin_hdr via the |
| 32 | * BootROM: |
| 33 | * |
| 34 | * 0x4000.4000 - 0x4003.4000 headers space (192KiB) |
| 35 | * 0x4000.4030 bin_hdr start address |
| 36 | * 0x4003.4000 - 0x4004.7c00 BootROM memory allocations (15KiB) |
| 37 | * 0x4007.fffc BootROM stack top |
| 38 | * |
| 39 | * The address space between 0x4007.fffc and 0x400f.fff is not locked in |
| 40 | * L2 cache thus cannot be used. |
| 41 | */ |
| 42 | |
| 43 | /* SPL */ |
| 44 | /* Defines for SPL */ |
| Stefan Roese | f3679a3 | 2015-01-19 11:33:46 +0100 | [diff] [blame] | 45 | |
| Stefan Roese | 0391577 | 2014-10-22 12:13:18 +0200 | [diff] [blame] | 46 | #endif /* _CONFIG_DB_MV7846MP_GP_H */ |