blob: ee5a3f6c91c0bd759bc42bbfb6ad05844d8896ad [file] [log] [blame]
Wei Ni6555e692012-10-17 13:24:50 +00001/*
2 * (C) Copyright 2010
3 * NVIDIA Corporation <www.nvidia.com>
4 *
Wolfgang Denkd79de1d2013-07-08 09:37:19 +02005 * SPDX-License-Identifier: GPL-2.0+
Wei Ni6555e692012-10-17 13:24:50 +00006 */
7
8#ifndef __ASM_ARCH_TEGRA_DISPLAY_H
9#define __ASM_ARCH_TEGRA_DISPLAY_H
10
Simon Glassa11a43a2015-04-14 21:03:35 -060011#include <asm/arch-tegra/dc.h>
Wei Ni6555e692012-10-17 13:24:50 +000012
13/* This holds information about a window which can be displayed */
14struct disp_ctl_win {
15 enum win_color_depth_id fmt; /* Color depth/format */
16 unsigned bpp; /* Bits per pixel */
17 phys_addr_t phys_addr; /* Physical address in memory */
18 unsigned x; /* Horizontal address offset (bytes) */
19 unsigned y; /* Veritical address offset (bytes) */
20 unsigned w; /* Width of source window */
21 unsigned h; /* Height of source window */
22 unsigned stride; /* Number of bytes per line */
23 unsigned out_x; /* Left edge of output window (col) */
24 unsigned out_y; /* Top edge of output window (row) */
25 unsigned out_w; /* Width of output window in pixels */
26 unsigned out_h; /* Height of output window in pixels */
27};
28
Wei Ni6555e692012-10-17 13:24:50 +000029#endif /*__ASM_ARCH_TEGRA_DISPLAY_H*/