Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 19d04df6ccf55a99e473b7da82f18b89db009402 / . / configs / popmetal-rk3288_defconfig
blob: 5b6d8cab870a95ae4bcbc67f1b1223781d3832fd [file] [log] [blame]
jk.kernel@gmail.com7a614ac2016-07-26 18:28:30 +0800[diff] [blame]1CONFIG_ARM=y
2CONFIG_ARCH_ROCKCHIP=y
Tom Rini07edfae2018-02-03 12:10:38 -0500[diff] [blame]3CONFIG_SYS_TEXT_BASE=0x00000000
Tom Rini2e262c42020-08-10 15:31:07 -0400[diff] [blame]4CONFIG_NR_DRAM_BANKS=1
Tom Rinif6e6e1a2020-01-22 13:38:00 -0500[diff] [blame]5CONFIG_ENV_OFFSET=0x3F8000
Tom Rinia20e51f2021-06-28 10:17:29 -0400[diff] [blame]6CONFIG_DEFAULT_DEVICE_TREE="rk3288-popmetal"
Tom Rini0332a1a2020-07-06 13:54:25 -0400[diff] [blame]7CONFIG_SPL_TEXT_BASE=0xff704000
jk.kernel@gmail.com7a614ac2016-07-26 18:28:30 +0800[diff] [blame]8CONFIG_ROCKCHIP_RK3288=y
Philipp Tomsich798370f2017-06-29 11:21:15 +0200[diff] [blame]9CONFIG_SPL_ROCKCHIP_BACK_TO_BROM=y
jk.kernel@gmail.com7a614ac2016-07-26 18:28:30 +0800[diff] [blame]10CONFIG_TARGET_POPMETAL_RK3288=y
Tom Rinic9285bf2019-04-29 15:54:04 -0400[diff] [blame]11CONFIG_SPL_STACK_R_ADDR=0x80000
Tom Rinie0056d72018-06-04 11:57:37 -0400[diff] [blame]12CONFIG_DEBUG_UART_BASE=0xff690000
13CONFIG_DEBUG_UART_CLOCK=24000000
Tom Rini47dece32020-04-28 16:15:47 -0400[diff] [blame]14CONFIG_DEBUG_UART=y
Tom Rinib5bf5622017-08-25 17:50:27 -0400[diff] [blame]15# CONFIG_ANDROID_BOOT_IMAGE is not set
Simon Glass4be229d2019-07-20 20:51:14 -0600[diff] [blame]16CONFIG_USE_PREBOOT=y
Tom Rinif92b6fa2020-10-09 12:22:06 -0400[diff] [blame]17CONFIG_DEFAULT_FDT_FILE="rk3288-popmetal.dtb"
Simon Glass4458d3b2016-10-17 20:12:35 -0600[diff] [blame]18CONFIG_SILENT_CONSOLE=y
Simon Glass9fd2a022016-10-17 20:12:37 -0600[diff] [blame]19CONFIG_CONSOLE_MUX=y
Mario Sixf7055442018-03-28 14:38:17 +0200[diff] [blame]20CONFIG_DISPLAY_BOARDINFO_LATE=y
jk.kernel@gmail.com7a614ac2016-07-26 18:28:30 +0800[diff] [blame]21CONFIG_SPL_STACK_R=y
22CONFIG_SPL_STACK_R_MALLOC_SIMPLE_LEN=0x2000
Tom Rini78873cd2017-08-14 19:58:53 -0400[diff] [blame]23CONFIG_CMD_GPIO=y
Patrick Delaunay73287092017-01-27 11:00:42 +0100[diff] [blame]24CONFIG_CMD_GPT=y
Tom Rini78873cd2017-08-14 19:58:53 -0400[diff] [blame]25CONFIG_CMD_I2C=y
jk.kernel@gmail.com7a614ac2016-07-26 18:28:30 +0800[diff] [blame]26CONFIG_CMD_MMC=y
jk.kernel@gmail.com7a614ac2016-07-26 18:28:30 +0800[diff] [blame]27CONFIG_CMD_SPI=y
Jagan Teki4c57e4c2017-01-21 11:48:33 +0100[diff] [blame]28CONFIG_CMD_USB=y
Urja Rannikko17dd9d32019-05-13 13:51:04 +0000[diff] [blame]29CONFIG_CMD_USB_MASS_STORAGE=y
jk.kernel@gmail.com7a614ac2016-07-26 18:28:30 +0800[diff] [blame]30# CONFIG_CMD_SETEXPR is not set
jk.kernel@gmail.com7a614ac2016-07-26 18:28:30 +0800[diff] [blame]31CONFIG_CMD_CACHE=y
32CONFIG_CMD_TIME=y
33CONFIG_CMD_PMIC=y
34CONFIG_CMD_REGULATOR=y
Patrick Delaunayf7e07722017-01-27 11:00:37 +0100[diff] [blame]35# CONFIG_SPL_DOS_PARTITION is not set
Patrick Delaunay8a4f2bd2017-01-27 11:00:41 +0100[diff] [blame]36# CONFIG_SPL_EFI_PARTITION is not set
Patrick Delaunay73287092017-01-27 11:00:42 +0100[diff] [blame]37CONFIG_SPL_PARTITION_UUIDS=y
jk.kernel@gmail.com7a614ac2016-07-26 18:28:30 +0800[diff] [blame]38CONFIG_SPL_OF_CONTROL=y
39CONFIG_OF_SPL_REMOVE_PROPS="pinctrl-0 pinctrl-names clock-names interrupt-parent assigned-clocks assigned-clock-rates assigned-clock-parents"
Tom Rini5b0b0402017-08-28 07:16:32 -0400[diff] [blame]40CONFIG_ENV_IS_IN_MMC=y
Tom Rinica63e712019-11-12 22:46:36 -0500[diff] [blame]41CONFIG_SYS_RELOC_GD_ENV_ADDR=y
jk.kernel@gmail.com7a614ac2016-07-26 18:28:30 +0800[diff] [blame]42CONFIG_REGMAP=y
43CONFIG_SPL_REGMAP=y
44CONFIG_SYSCON=y
45CONFIG_SPL_SYSCON=y
46# CONFIG_SPL_SIMPLE_BUS is not set
47CONFIG_CLK=y
48CONFIG_SPL_CLK=y
Alex Kiernane80d2942018-05-29 15:30:55 +0000[diff] [blame]49CONFIG_FASTBOOT_CMD_OEM_FORMAT=y
jk.kernel@gmail.com7a614ac2016-07-26 18:28:30 +0800[diff] [blame]50CONFIG_ROCKCHIP_GPIO=y
51CONFIG_SYS_I2C_ROCKCHIP=y
Masahiro Yamada7942e912017-01-10 13:32:04 +0900[diff] [blame]52CONFIG_MMC_DW=y
Masahiro Yamadadc607f82017-01-10 13:32:03 +0900[diff] [blame]53CONFIG_MMC_DW_ROCKCHIP=y
Miquel Raynal2e35dbb2019-10-03 19:50:05 +0200[diff] [blame]54CONFIG_MTD=y
Patrick Delaunay0df81042019-02-27 15:20:36 +0100[diff] [blame]55CONFIG_SF_DEFAULT_SPEED=20000000
Jacob Chen5c3166d2017-02-23 14:20:17 +0800[diff] [blame]56CONFIG_DM_ETH=y
Jacob Chen5c3166d2017-02-23 14:20:17 +0800[diff] [blame]57CONFIG_ETH_DESIGNWARE=y
58CONFIG_GMAC_ROCKCHIP=y
jk.kernel@gmail.com7a614ac2016-07-26 18:28:30 +0800[diff] [blame]59CONFIG_PINCTRL=y
60CONFIG_SPL_PINCTRL=y
jk.kernel@gmail.com7a614ac2016-07-26 18:28:30 +0800[diff] [blame]61CONFIG_DM_PMIC=y
Jacob Chen614704b2017-05-02 14:54:52 +0800[diff] [blame]62CONFIG_PMIC_RK8XX=y
jk.kernel@gmail.com7a614ac2016-07-26 18:28:30 +0800[diff] [blame]63CONFIG_DM_REGULATOR_FIXED=y
Jacob Chen614704b2017-05-02 14:54:52 +0800[diff] [blame]64CONFIG_REGULATOR_RK8XX=y
jk.kernel@gmail.com7a614ac2016-07-26 18:28:30 +0800[diff] [blame]65CONFIG_PWM_ROCKCHIP=y
66CONFIG_RAM=y
67CONFIG_SPL_RAM=y
jk.kernel@gmail.com7a614ac2016-07-26 18:28:30 +0800[diff] [blame]68CONFIG_DEBUG_UART_SHIFT=2
Tom Riniafea41d2016-09-08 16:11:59 -0400[diff] [blame]69CONFIG_SYSRESET=y
Jagan Teki4c57e4c2017-01-21 11:48:33 +0100[diff] [blame]70CONFIG_USB=y
Philipp Tomsich54983812017-07-03 18:30:06 +0200[diff] [blame]71CONFIG_USB_DWC2=y
Adam Fordd4183d62018-01-02 10:39:52 -0600[diff] [blame]72CONFIG_ROCKCHIP_USB2_PHY=y
Chris Packham547cf412017-08-28 20:50:45 +1200[diff] [blame]73CONFIG_USB_HOST_ETHER=y
Chris Packhamb110e112017-08-28 20:50:46 +1200[diff] [blame]74CONFIG_USB_ETHER_ASIX=y
75CONFIG_USB_ETHER_SMSC95XX=y
Tom Rini2c082ab2021-07-26 21:10:37 -0400[diff] [blame]76CONFIG_USB_GADGET=y
77CONFIG_USB_GADGET_DWC2_OTG=y
jk.kernel@gmail.com7a614ac2016-07-26 18:28:30 +0800[diff] [blame]78CONFIG_CMD_DHRYSTONE=y
79CONFIG_ERRNO_STR=y