blob: 0b84acdee86d71b5352a62fca67916e161930fbd [file] [log] [blame]
Phil Sutterd76eba62015-12-25 14:41:25 +01001/*
2 * Copyright (C) 2014 Stefan Roese <sr@denx.de>
3 *
4 * SPDX-License-Identifier: GPL-2.0+
5 */
6
7#ifndef _CONFIG_SYNOLOGY_DS414_H
8#define _CONFIG_SYNOLOGY_DS414_H
9
10/*
11 * High Level Configuration Options (easy to change)
12 */
13#define CONFIG_DISPLAY_BOARDINFO_LATE
14
15/*
16 * TEXT_BASE needs to be below 16MiB, since this area is scrubbed
17 * for DDR ECC byte filling in the SPL before loading the main
18 * U-Boot into it.
19 */
20#define CONFIG_SYS_TEXT_BASE 0x00800000
21#define CONFIG_SYS_TCLK 250000000 /* 250MHz */
22
23/*
24 * Commands configuration
25 */
Phil Sutterd76eba62015-12-25 14:41:25 +010026
27/* I2C */
28#define CONFIG_SYS_I2C
29#define CONFIG_SYS_I2C_MVTWSI
30#define CONFIG_I2C_MVTWSI_BASE0 MVEBU_TWSI_BASE
31#define CONFIG_SYS_I2C_SLAVE 0x0
32#define CONFIG_SYS_I2C_SPEED 100000
33
34/* SPI NOR flash default params, used by sf commands */
35#define CONFIG_SF_DEFAULT_SPEED 1000000
36#define CONFIG_SF_DEFAULT_MODE SPI_MODE_3
37
38/* Environment in SPI NOR flash */
Phil Sutterd76eba62015-12-25 14:41:25 +010039#define CONFIG_ENV_OFFSET 0x7E0000 /* RedBoot config partition in DTS */
40#define CONFIG_ENV_SIZE (64 << 10) /* 64KiB */
41#define CONFIG_ENV_SECT_SIZE (64 << 10) /* 64KiB sectors */
42
43#define CONFIG_PHY_MARVELL /* there is a marvell phy */
44#define CONFIG_PHY_ADDR { 0x1, 0x0 }
45#define CONFIG_SYS_NETA_INTERFACE_TYPE PHY_INTERFACE_MODE_RGMII
46
47#define CONFIG_SYS_ALT_MEMTEST
48
49/* PCIe support */
50#ifndef CONFIG_SPL_BUILD
Phil Sutterd76eba62015-12-25 14:41:25 +010051#define CONFIG_PCI_MVEBU
52#define CONFIG_PCI_SCAN_SHOW
53#endif
54
55/* USB/EHCI/XHCI configuration */
56
57#define CONFIG_DM_USB
58#define CONFIG_USB_MAX_CONTROLLER_COUNT 2
59
60/* FIXME: broken XHCI support
61 * Below defines should enable support for the two rear USB3 ports. Sadly, this
62 * does not work because:
63 * - xhci-pci seems to not support DM_USB, so with that enabled it is not
64 * found.
65 * - USB init fails, controller does not respond in time */
66#if 0
67#undef CONFIG_DM_USB
Phil Sutterd76eba62015-12-25 14:41:25 +010068#define CONFIG_USB_XHCI_PCI
Phil Sutterd76eba62015-12-25 14:41:25 +010069#endif
70
Masahiro Yamada58d00232016-06-04 07:35:03 +090071#if !defined(CONFIG_USB_XHCI_HCD)
Phil Sutterd76eba62015-12-25 14:41:25 +010072#define CONFIG_EHCI_IS_TDI
73#endif
74
75/* why is this only defined in mv-common.h if CONFIG_DM is undefined? */
Phil Sutterd76eba62015-12-25 14:41:25 +010076#define CONFIG_SUPPORT_VFAT
77#define CONFIG_SYS_MVFS
78
79/*
80 * mv-common.h should be defined after CMD configs since it used them
81 * to enable certain macros
82 */
83#include "mv-common.h"
84
85/*
86 * Memory layout while starting into the bin_hdr via the
87 * BootROM:
88 *
89 * 0x4000.4000 - 0x4003.4000 headers space (192KiB)
90 * 0x4000.4030 bin_hdr start address
91 * 0x4003.4000 - 0x4004.7c00 BootROM memory allocations (15KiB)
92 * 0x4007.fffc BootROM stack top
93 *
94 * The address space between 0x4007.fffc and 0x400f.fff is not locked in
95 * L2 cache thus cannot be used.
96 */
97
98/* SPL */
99/* Defines for SPL */
100#define CONFIG_SPL_FRAMEWORK
101#define CONFIG_SPL_TEXT_BASE 0x40004030
102#define CONFIG_SPL_MAX_SIZE ((128 << 10) - 0x4030)
103
104#define CONFIG_SPL_BSS_START_ADDR (0x40000000 + (128 << 10))
105#define CONFIG_SPL_BSS_MAX_SIZE (16 << 10)
106
107#ifdef CONFIG_SPL_BUILD
108#define CONFIG_SYS_MALLOC_SIMPLE
109#endif
110
111#define CONFIG_SPL_STACK (0x40000000 + ((192 - 16) << 10))
112#define CONFIG_SPL_BOOTROM_SAVE (CONFIG_SPL_STACK + 4)
113
Phil Sutterd76eba62015-12-25 14:41:25 +0100114/* SPL related SPI defines */
Phil Sutterd76eba62015-12-25 14:41:25 +0100115#define CONFIG_SPL_SPI_LOAD
Phil Sutterd76eba62015-12-25 14:41:25 +0100116#define CONFIG_SYS_SPI_U_BOOT_OFFS 0x24000
117
118/* DS414 bus width is 32bits */
119#define CONFIG_DDR_32BIT
120
121/* Use random ethernet address if not configured */
122#define CONFIG_LIB_RAND
123#define CONFIG_NET_RANDOM_ETHADDR
124
125/* Default Environment */
126#define CONFIG_BOOTCOMMAND "sf read ${loadaddr} 0xd0000 0x700000; bootm"
127#define CONFIG_BOOTARGS "console=ttyS0,115200"
128#define CONFIG_LOADADDR 0x80000
129#undef CONFIG_PREBOOT /* override preboot for USB and SPI flash init */
130#define CONFIG_PREBOOT "usb start; sf probe"
131
132#endif /* _CONFIG_SYNOLOGY_DS414_H */