blob: d8b1e7de4ed0400c5c3c1e47bd97bd817e5aa966 [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001// SPDX-License-Identifier: GPL-2.0+
Vipin KUMARcc0da712010-01-15 19:15:53 +05302/*
3 * (C) Copyright 2009
4 * Ryan Chen, ST Micoelectronics, ryan.chen@st.com.
5 * Vipin Kumar, ST Micoelectronics, vipin.kumar@st.com.
Vipin KUMARcc0da712010-01-15 19:15:53 +05306 */
7
8#include <common.h>
Vipin Kumar7443d602012-05-07 13:06:44 +05309#include <miiphy.h>
Simon Glass274e0b02020-05-10 11:39:56 -060010#include <net.h>
Vipin KUMAR6b49f982012-05-07 13:06:42 +053011#include <netdev.h>
Vipin KUMARcc0da712010-01-15 19:15:53 +053012#include <nand.h>
13#include <asm/io.h>
Vipin KUMARf1bd24e2012-05-22 00:15:55 +000014#include <linux/mtd/fsmc_nand.h>
Simon Glass0ffb9d62017-05-31 19:47:48 -060015#include <asm/mach-types.h>
Vipin KUMARcc0da712010-01-15 19:15:53 +053016#include <asm/arch/hardware.h>
17#include <asm/arch/spr_defs.h>
18#include <asm/arch/spr_misc.h>
Vipin KUMARf1bd24e2012-05-22 00:15:55 +000019
Vipin Kumar7443d602012-05-07 13:06:44 +053020#define PLGPIO_SEL_36 0xb3000028
21#define PLGPIO_IO_36 0xb3000038
22
Vipin KUMARf1bd24e2012-05-22 00:15:55 +000023static struct nand_chip nand_chip[CONFIG_SYS_MAX_NAND_DEVICE];
Vipin KUMARcc0da712010-01-15 19:15:53 +053024
Vipin Kumar7443d602012-05-07 13:06:44 +053025static void spear_phy_reset(void)
26{
27 writel(0x10, PLGPIO_IO_36);
28 writel(0x10, PLGPIO_SEL_36);
29}
30
Vipin KUMARcc0da712010-01-15 19:15:53 +053031int board_init(void)
32{
Vipin Kumar7443d602012-05-07 13:06:44 +053033 spear_phy_reset();
Vipin Kumar9fe23032010-03-02 10:46:52 +053034 return spear_board_init(MACH_TYPE_SPEAR320);
Vipin KUMARcc0da712010-01-15 19:15:53 +053035}
36
37/*
38 * board_nand_init - Board specific NAND initialization
39 * @nand: mtd private chip structure
40 *
41 * Called by nand_init_chip to initialize the board specific functions
42 */
43
Vipin KUMARf1bd24e2012-05-22 00:15:55 +000044void board_nand_init()
Vipin KUMARcc0da712010-01-15 19:15:53 +053045{
46 struct misc_regs *const misc_regs_p =
47 (struct misc_regs *)CONFIG_SPEAR_MISCBASE;
Vipin KUMARf1bd24e2012-05-22 00:15:55 +000048 struct nand_chip *nand = &nand_chip[0];
Vipin KUMARcc0da712010-01-15 19:15:53 +053049
Vipin KUMARf1bd24e2012-05-22 00:15:55 +000050#if defined(CONFIG_NAND_FSMC)
Vipin KUMARcc0da712010-01-15 19:15:53 +053051 if (((readl(&misc_regs_p->auto_cfg_reg) & MISC_SOCCFGMSK) ==
52 MISC_SOCCFG30) ||
53 ((readl(&misc_regs_p->auto_cfg_reg) & MISC_SOCCFGMSK) ==
54 MISC_SOCCFG31)) {
55
Vipin KUMARf1bd24e2012-05-22 00:15:55 +000056 fsmc_nand_init(nand);
Vipin KUMARcc0da712010-01-15 19:15:53 +053057 }
Vipin KUMARf1bd24e2012-05-22 00:15:55 +000058#endif
Vipin KUMARcc0da712010-01-15 19:15:53 +053059
Vipin KUMARf1bd24e2012-05-22 00:15:55 +000060 return;
Vipin KUMARcc0da712010-01-15 19:15:53 +053061}
Vipin KUMAR6b49f982012-05-07 13:06:42 +053062
63int board_eth_init(bd_t *bis)
64{
Vipin KUMARa1dba022012-05-07 13:06:43 +053065 int ret = 0;
Vipin Kumar7443d602012-05-07 13:06:44 +053066
Simon Glass6e378742015-04-05 16:07:34 -060067#if defined(CONFIG_ETH_DESIGNWARE)
Vipin Kumar7443d602012-05-07 13:06:44 +053068 u32 interface = PHY_INTERFACE_MODE_MII;
Alexey Brodkin9a0b1302014-01-22 20:54:06 +040069 if (designware_initialize(CONFIG_SPEAR_ETHBASE, interface) >= 0)
Vipin Kumar7443d602012-05-07 13:06:44 +053070 ret++;
Vipin KUMARa1dba022012-05-07 13:06:43 +053071#endif
72#if defined(CONFIG_MACB)
73 if (macb_eth_initialize(0, (void *)CONFIG_SYS_MACB0_BASE,
Vipin Kumar7443d602012-05-07 13:06:44 +053074 CONFIG_MACB0_PHY) >= 0)
75 ret++;
Vipin KUMAR6b49f982012-05-07 13:06:42 +053076#endif
Vipin KUMARa1dba022012-05-07 13:06:43 +053077 return ret;
Vipin KUMAR6b49f982012-05-07 13:06:42 +053078}