Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 187cea1a84b502088321733c7b5695dfc8620f8a / . / drivers / firmware / ti_sci_static_data.h
blob: 8529ef29007e488ee48baefa917c600f7c91bcb4 [file] [log] [blame]
Vignesh Raghavendra4214a812021-06-07 19:47:48 +0530[diff] [blame]1/* SPDX-License-Identifier: BSD-3-Clause */
2/*
3 * Copyright (C) 2021 Texas Instruments Incorporated - http://www.ti.com/
4 *
5 */
6
7#ifndef __TI_SCI_STATIC_DATA_H
8#define __TI_SCI_STATIC_DATA_H
9
10struct ti_sci_resource_static_data {
11 u32 dev_id;
12 u16 range_start;
13 u16 range_num;
14 u8 subtype;
15};
16
17#if IS_ENABLED(CONFIG_K3_DM_FW)
18
19#if IS_ENABLED(CONFIG_TARGET_J721E_R5_EVM)
20static struct ti_sci_resource_static_data rm_static_data[] = {
21 /* Free rings */
22 {
23 .dev_id = 235,
24 .subtype = 1,
25 .range_start = 124,
26 .range_num = 32,
27 },
28 /* TX channels */
29 {
30 .dev_id = 236,
31 .subtype = 13,
32 .range_start = 6,
33 .range_num = 2,
34 },
35 /* RX channels */
36 {
37 .dev_id = 236,
38 .subtype = 10,
39 .range_start = 6,
40 .range_num = 2,
41 },
42 /* RX Free flows */
43 {
44 .dev_id = 236,
45 .subtype = 0,
46 .range_start = 60,
47 .range_num = 8,
48 },
49 { },
50};
51#endif /* CONFIG_TARGET_J721E_R5_EVM */
52
53#if IS_ENABLED(CONFIG_TARGET_J7200_R5_EVM)
54static struct ti_sci_resource_static_data rm_static_data[] = {
55 /* Free rings */
56 {
57 .dev_id = 235,
58 .subtype = 1,
David Huang7bee6e12022-01-25 20:56:32 +0530[diff] [blame]59 .range_start = 124,
Vignesh Raghavendra4214a812021-06-07 19:47:48 +0530[diff] [blame]60 .range_num = 32,
61 },
62 /* TX channels */
63 {
64 .dev_id = 236,
65 .subtype = 13,
David Huang7bee6e12022-01-25 20:56:32 +0530[diff] [blame]66 .range_start = 6,
Vignesh Raghavendra4214a812021-06-07 19:47:48 +0530[diff] [blame]67 .range_num = 2,
68 },
69 /* RX channels */
70 {
71 .dev_id = 236,
72 .subtype = 10,
David Huang7bee6e12022-01-25 20:56:32 +0530[diff] [blame]73 .range_start = 6,
Vignesh Raghavendra4214a812021-06-07 19:47:48 +0530[diff] [blame]74 .range_num = 2,
75 },
76 /* RX Free flows */
77 {
78 .dev_id = 236,
79 .subtype = 0,
80 .range_start = 60,
81 .range_num = 8,
82 },
83 { },
84};
85#endif /* CONFIG_TARGET_J7200_R5_EVM */
86
David Huang7bee6e12022-01-25 20:56:32 +0530[diff] [blame]87#if IS_ENABLED(CONFIG_TARGET_J721S2_R5_EVM)
88static struct ti_sci_resource_static_data rm_static_data[] = {
89 /* Free rings */
90 {
91 .dev_id = 272,
92 .subtype = 1,
93 .range_start = 180,
94 .range_num = 32,
95 },
96 /* TX channels */
97 {
98 .dev_id = 273,
99 .subtype = 13,
100 .range_start = 12,
101 .range_num = 2,
102 },
103 /* RX channels */
104 {
105 .dev_id = 273,
106 .subtype = 10,
107 .range_start = 12,
108 .range_num = 2,
109 },
110 /* RX Free flows */
111 {
112 .dev_id = 273,
113 .subtype = 0,
114 .range_start = 80,
115 .range_num = 8,
116 },
117 { },
118};
119#endif /* CONFIG_TARGET_J721S2_R5_EVM */
120
Vignesh Raghavendra878fe832022-05-25 13:38:45 +0530[diff] [blame]121#if IS_ENABLED(CONFIG_SOC_K3_AM625)
122static struct ti_sci_resource_static_data rm_static_data[] = {
123 /* BC channels */
124 {
125 .dev_id = 26,
126 .subtype = 32,
127 .range_start = 18,
128 .range_num = 2,
129 },
130 { },
131};
132#endif /* CONFIG_SOC_K3_AM625 */
133
Vignesh Raghavendra4214a812021-06-07 19:47:48 +0530[diff] [blame]134#else
135static struct ti_sci_resource_static_data rm_static_data[] = {
136 { },
137};
138#endif /* CONFIG_K3_DM_FW */
139#endif /* __TI_SCI_STATIC_DATA_H */