blob: 4281d73c90b47e370ba103aa44fee04cd559fc52 [file] [log] [blame]
Sascha Hauerce6fc522008-03-26 20:41:09 +01001/*
2 * (C) Copyright 2004
3 * Texas Instruments.
4 * Richard Woodruff <r-woodruff2@ti.com>
5 * Kshitij Gupta <kshitij@ti.com>
6 *
Magnus Lilja69e84582008-04-15 19:09:10 +02007 * Configuration settings for the LogicPD i.MX31 Litekit board.
Sascha Hauerce6fc522008-03-26 20:41:09 +01008 *
9 * See file CREDITS for list of people who contributed to this
10 * project.
11 *
12 * This program is free software; you can redistribute it and/or
13 * modify it under the terms of the GNU General Public License as
14 * published by the Free Software Foundation; either version 2 of
15 * the License, or (at your option) any later version.
16 *
17 * This program is distributed in the hope that it will be useful,
18 * but WITHOUT ANY WARRANTY; without even the implied warranty of
19 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
20 * GNU General Public License for more details.
21 *
22 * You should have received a copy of the GNU General Public License
23 * along with this program; if not, write to the Free Software
24 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
25 * MA 02111-1307 USA
26 */
27
28#ifndef __CONFIG_H
29#define __CONFIG_H
30
Magnus Liljad1948c62008-04-20 10:36:36 +020031#include <asm/arch/mx31-regs.h>
32
Sascha Hauerce6fc522008-03-26 20:41:09 +010033 /* High Level Configuration Options */
34#define CONFIG_ARM1136 1 /* This is an arm1136 CPU core */
35#define CONFIG_MX31 1 /* in a mx31 */
36#define CONFIG_MX31_HCLK_FREQ 26000000
37#define CONFIG_MX31_CLK32 32000
38
39#define CONFIG_DISPLAY_CPUINFO
40#define CONFIG_DISPLAY_BOARDINFO
41
42/* Temporarily disabled */
43#if 0
44#define CONFIG_OF_LIBFDT 1
45#define CONFIG_FIT 1
46#define CONFIG_FIT_VERBOSE 1
47#endif
48
49#define CONFIG_CMDLINE_TAG 1 /* enable passing of ATAGs */
50#define CONFIG_SETUP_MEMORY_TAGS 1
51#define CONFIG_INITRD_TAG 1
52
53/*
54 * Size of malloc() pool
55 */
56#define CFG_MALLOC_LEN (CFG_ENV_SIZE + 128 * 1024)
57#define CFG_GBL_DATA_SIZE 128 /* size in bytes reserved for initial data */
58
59/*
60 * Hardware drivers
61 */
62
63#define CONFIG_MX31_UART 1
64#define CFG_MX31_UART1 1
65
Magnus Lilja180381d2008-04-20 10:38:12 +020066#define CONFIG_HARD_SPI 1
67#define CONFIG_MXC_SPI 1
68#define CONFIG_MXC_SPI_IFACE 1
69
70#define CONFIG_RTC_MC13783 1
71
Sascha Hauerce6fc522008-03-26 20:41:09 +010072/* allow to overwrite serial and ethaddr */
73#define CONFIG_ENV_OVERWRITE
74#define CONFIG_CONS_INDEX 1
75#define CONFIG_BAUDRATE 115200
76#define CFG_BAUDRATE_TABLE {9600, 19200, 38400, 57600, 115200}
77
78/***********************************************************
79 * Command definition
80 ***********************************************************/
81
82#include <config_cmd_default.h>
83
84#define CONFIG_CMD_MII
85#define CONFIG_CMD_PING
Magnus Lilja180381d2008-04-20 10:38:12 +020086#define CONFIG_CMD_SPI
87#define CONFIG_CMD_DATE
Sascha Hauerce6fc522008-03-26 20:41:09 +010088
89#define CONFIG_BOOTDELAY 3
90
91#define CONFIG_NETMASK 255.255.255.0
92#define CONFIG_IPADDR 192.168.23.168
93#define CONFIG_SERVERIP 192.168.23.2
94
95#define CONFIG_EXTRA_ENV_SETTINGS \
96 "bootargs_base=setenv bootargs console=ttySMX0,115200\0" \
97 "bootargs_nfs=setenv bootargs $(bootargs) root=/dev/nfs ip=dhcp nfsroot=$(serverip):$(nfsrootfs),v3,tcp\0" \
98 "bootcmd=run bootcmd_net\0" \
99 "bootcmd_net=run bootargs_base bootargs_mtd bootargs_nfs; tftpboot 0x80000000 uImage-mx31; bootm\0" \
100 "prg_uboot=tftpboot 0x80000000 u-boot-imx31_litekit.bin; protect off all; erase 0xa00d0000 0xa01effff; cp.b 0x80000000 0xa00d0000 $(filesize)\0"
101
102
103#define CONFIG_DRIVER_SMC911X 1
Magnus Liljad1948c62008-04-20 10:36:36 +0200104#define CONFIG_DRIVER_SMC911X_BASE (CS4_BASE + 0x00020000)
Guennadi Liakhovetski588bd2b2008-04-29 12:35:08 +0000105#define CONFIG_DRIVER_SMC911X_32_BIT 1
Sascha Hauerce6fc522008-03-26 20:41:09 +0100106
107/*
108 * Miscellaneous configurable options
109 */
110#define CFG_LONGHELP /* undef to save memory */
111#define CFG_PROMPT "uboot> "
112#define CFG_CBSIZE 256 /* Console I/O Buffer Size */
113/* Print Buffer Size */
114#define CFG_PBSIZE (CFG_CBSIZE+sizeof(CFG_PROMPT)+16)
115#define CFG_MAXARGS 16 /* max number of command args */
116#define CFG_BARGSIZE CFG_CBSIZE /* Boot Argument Buffer Size */
117
118#define CFG_MEMTEST_START 0 /* memtest works on */
119#define CFG_MEMTEST_END 0x10000
120
121#undef CFG_CLKS_IN_HZ /* everything, incl board info, in Hz */
122
123#define CFG_LOAD_ADDR 0 /* default load address */
124
125#define CFG_HZ 32000
126
127#define CONFIG_CMDLINE_EDITING 1
128
129/*-----------------------------------------------------------------------
130 * Stack sizes
131 *
132 * The stack sizes are set up in start.S using the settings below
133 */
134#define CONFIG_STACKSIZE (128 * 1024) /* regular stack */
135
136/*-----------------------------------------------------------------------
137 * Physical Memory Map
138 */
139#define CONFIG_NR_DRAM_BANKS 1
Magnus Liljad1948c62008-04-20 10:36:36 +0200140#define PHYS_SDRAM_1 CSD0_BASE
Sascha Hauerce6fc522008-03-26 20:41:09 +0100141#define PHYS_SDRAM_1_SIZE (128 * 1024 * 1024)
142
143/*-----------------------------------------------------------------------
144 * FLASH and environment organization
145 */
Magnus Liljad1948c62008-04-20 10:36:36 +0200146#define CFG_FLASH_BASE CS0_BASE
Sascha Hauerce6fc522008-03-26 20:41:09 +0100147#define CFG_MAX_FLASH_BANKS 1 /* max number of memory banks */
148#define CFG_MAX_FLASH_SECT 128 /* max number of sectors on one chip */
149#define CFG_MONITOR_BASE CFG_FLASH_BASE /* Monitor at beginning of flash */
150
Magnus Liljad1948c62008-04-20 10:36:36 +0200151#define CFG_ENV_ADDR (CFG_FLASH_BASE + 0x001f0000)
Sascha Hauerce6fc522008-03-26 20:41:09 +0100152#define CFG_ENV_IS_IN_FLASH 1
153#define CFG_ENV_SECT_SIZE (64 * 1024)
154#define CFG_ENV_SIZE (64 * 1024)
155
156/*-----------------------------------------------------------------------
157 * CFI FLASH driver setup
158 */
159#define CFG_FLASH_CFI 1 /* Flash memory is CFI compliant */
160#define CFG_FLASH_CFI_DRIVER 1 /* Use drivers/cfi_flash.c */
161#define CFG_FLASH_USE_BUFFER_WRITE 1 /* Use buffered writes (~10x faster) */
162#define CFG_FLASH_PROTECTION 1 /* Use hardware sector protection */
163
164/* timeout values are in ticks */
165#define CFG_FLASH_ERASE_TOUT (100*CFG_HZ) /* Timeout for Flash Erase */
166#define CFG_FLASH_WRITE_TOUT (100*CFG_HZ) /* Timeout for Flash Write */
167
168/*
169 * JFFS2 partitions
170 */
171#undef CONFIG_JFFS2_CMDLINE
172#define CONFIG_JFFS2_DEV "nor0"
173
174#endif /* __CONFIG_H */