Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 17f36a2358100597e3cca3a977c3d41668ca0670 / . / configs / ls1012aqds_tfa_SECURE_BOOT_defconfig
blob: 529cd08b12c1fd4ce18c73f8a24c6737879ad133 [file] [log] [blame]
Rajesh Bhagat45d8a542018-11-05 18:03:04 +0000[diff] [blame]1CONFIG_ARM=y
2CONFIG_TARGET_LS1012AQDS=y
Tom Rini2c7a8d42019-08-14 08:11:27 -0400[diff] [blame]3CONFIG_TFABOOT=y
Rajesh Bhagat45d8a542018-11-05 18:03:04 +0000[diff] [blame]4CONFIG_SYS_TEXT_BASE=0x82000000
Ashish Kumar17f36a22020-04-29 17:42:03 +0530[diff] [blame^]5CONFIG_ENV_SIZE=0x2000
Tom Rini47dece32020-04-28 16:15:47 -0400[diff] [blame]6CONFIG_NXP_ESBC=y
Tom Rini6bd3b142020-02-06 13:42:52 -0500[diff] [blame]7CONFIG_DM_GPIO=y
Tom Rinif6e6e1a2020-01-22 13:38:00 -0500[diff] [blame]8CONFIG_QSPI_AHB_INIT=y
Tom Rinic9285bf2019-04-29 15:54:04 -0400[diff] [blame]9CONFIG_NR_DRAM_BANKS=2
Tom Rini929ea652019-01-07 17:46:19 -0500[diff] [blame]10CONFIG_ARMV8_SEC_FIRMWARE_SUPPORT=y
11CONFIG_SEC_FIRMWARE_ARMV8_PSCI=y
Rajesh Bhagat45d8a542018-11-05 18:03:04 +0000[diff] [blame]12CONFIG_DISTRO_DEFAULTS=y
Rajesh Bhagat45d8a542018-11-05 18:03:04 +0000[diff] [blame]13# CONFIG_SYS_MALLOC_F is not set
14CONFIG_FIT_VERBOSE=y
15CONFIG_OF_BOARD_SETUP=y
16CONFIG_OF_STDOUT_VIA_ALIAS=y
Rajesh Bhagat45d8a542018-11-05 18:03:04 +0000[diff] [blame]17CONFIG_BOOTDELAY=10
18CONFIG_USE_BOOTARGS=y
19CONFIG_BOOTARGS="console=ttyS0,115200 root=/dev/ram0 earlycon=uart8250,mmio,0x21c0500 quiet lpj=250000"
20# CONFIG_USE_BOOTCOMMAND is not set
21CONFIG_MISC_INIT_R=y
22# CONFIG_DISPLAY_BOARDINFO is not set
23CONFIG_DISPLAY_BOARDINFO_LATE=y
24CONFIG_CMD_GREPENV=y
25CONFIG_CMD_EEPROM=y
26CONFIG_CMD_MEMTEST=y
Ashok Reddy Soma41e8edf2020-05-04 15:26:21 +0200[diff] [blame]27CONFIG_SYS_MEMTEST_START=0x80000000
28CONFIG_SYS_MEMTEST_END=0x9fffffff
Rajesh Bhagat45d8a542018-11-05 18:03:04 +0000[diff] [blame]29CONFIG_CMD_GPT=y
30CONFIG_CMD_I2C=y
31CONFIG_CMD_MMC=y
32CONFIG_CMD_PCI=y
Patrick Delaunay5a6b52b2019-02-27 15:20:37 +0100[diff] [blame]33CONFIG_CMD_SPI=y
34CONFIG_DEFAULT_SPI_BUS=1
Rajesh Bhagat45d8a542018-11-05 18:03:04 +0000[diff] [blame]35CONFIG_CMD_USB=y
Rajesh Bhagat45d8a542018-11-05 18:03:04 +0000[diff] [blame]36CONFIG_CMD_CACHE=y
Rajesh Bhagat45d8a542018-11-05 18:03:04 +0000[diff] [blame]37CONFIG_OF_CONTROL=y
38CONFIG_DEFAULT_DEVICE_TREE="fsl-ls1012a-qds"
Tom Rinica63e712019-11-12 22:46:36 -0500[diff] [blame]39CONFIG_SYS_RELOC_GD_ENV_ADDR=y
Rajesh Bhagat45d8a542018-11-05 18:03:04 +0000[diff] [blame]40CONFIG_NET_RANDOM_ETHADDR=y
41CONFIG_DM=y
42CONFIG_SCSI_AHCI=y
Tom Rini6bd3b142020-02-06 13:42:52 -0500[diff] [blame]43CONFIG_DM_I2C=y
Rajesh Bhagat45d8a542018-11-05 18:03:04 +0000[diff] [blame]44CONFIG_DM_MMC=y
45CONFIG_FSL_ESDHC=y
Miquel Raynal803baa22019-10-03 19:50:08 +0200[diff] [blame]46CONFIG_MTD=y
Tom Rinie799f922019-12-04 17:18:38 -0500[diff] [blame]47CONFIG_DM_SPI_FLASH=y
Patrick Delaunay0df81042019-02-27 15:20:36 +0100[diff] [blame]48CONFIG_SF_DEFAULT_BUS=1
49CONFIG_SF_DEFAULT_MODE=0
50CONFIG_SF_DEFAULT_SPEED=10000000
Ashish Kumar820fa952019-05-31 16:03:28 +0530[diff] [blame]51# CONFIG_SPI_FLASH_BAR is not set
Kuldeep Singh78f28822020-05-12 14:31:07 +0530[diff] [blame]52CONFIG_SPI_FLASH_SPANSION=y
Rajesh Bhagat45d8a542018-11-05 18:03:04 +0000[diff] [blame]53# CONFIG_SPI_FLASH_USE_4K_SECTORS is not set
54CONFIG_FSL_PFE=y
55CONFIG_DM_ETH=y
56CONFIG_E1000=y
57CONFIG_PCI=y
58CONFIG_DM_PCI=y
59CONFIG_DM_PCI_COMPAT=y
60CONFIG_PCIE_LAYERSCAPE=y
Tom Rini6bd3b142020-02-06 13:42:52 -0500[diff] [blame]61CONFIG_DM_RTC=y
Rajesh Bhagat45d8a542018-11-05 18:03:04 +0000[diff] [blame]62CONFIG_SCSI=y
63CONFIG_DM_SCSI=y
64CONFIG_SYS_NS16550=y
65CONFIG_SPI=y
66CONFIG_DM_SPI=y
67CONFIG_FSL_DSPI=y
Ashish Kumar820fa952019-05-31 16:03:28 +0530[diff] [blame]68CONFIG_FSL_QSPI=y
Rajesh Bhagat45d8a542018-11-05 18:03:04 +0000[diff] [blame]69CONFIG_USB=y
70CONFIG_DM_USB=y
71CONFIG_USB_XHCI_HCD=y
72CONFIG_USB_XHCI_DWC3=y
Rajesh Bhagat45d8a542018-11-05 18:03:04 +0000[diff] [blame]73CONFIG_RSA=y
74CONFIG_RSA_SOFTWARE_EXP=y