blob: fcff176c27d11aa9d34b834893615632a408c5b8 [file] [log] [blame]
Simon Glassfcc2ce92019-12-08 17:40:17 -07001# SPDX-License-Identifier: GPL-2.0
2#
3# Copyright 2019 Google LLC
4#
5
6config INTEL_APOLLOLAKE
7 bool
8 select FSP_VERSION2
9 select HAVE_FSP
10 select ARCH_MISC_INIT
11 select USE_CAR
12 select INTEL_PMC
13 select TPL_X86_TSC_TIMER_NATIVE
14 select SPL_PCH_SUPPORT
15 select TPL_PCH_SUPPORT
16 select PCH_SUPPORT
17 select P2SB
18 imply ENABLE_MRC_CACHE
19 imply AHCI_PCI
20 imply SCSI
21 imply SCSI_AHCI
22 imply SPI_FLASH
23 imply USB
24 imply USB_EHCI_HCD
25 imply TPL
26 imply SPL
27 imply TPL_X86_16BIT_INIT
28 imply TPL_OF_PLATDATA
29 imply ACPI_PMC
30 imply MMC
31 imply DM_MMC
32 imply MMC_PCI
33 imply MMC_SDHCI
34 imply CMD_MMC
35 imply VIDEO_FSP
36 imply PINCTRL_INTEL
37 imply PINCTRL_INTEL_APL
38 imply HAVE_VBT
39 imply HAVE_X86_FIT
40 imply INTEL_GPIO
41 imply SMP
42
43if INTEL_APOLLOLAKE
44
45config DCACHE_RAM_BASE
46 default 0xfef00000
47
48config DCACHE_RAM_SIZE
49 default 0xc0000
50
51config DCACHE_RAM_MRC_VAR_SIZE
52 default 0xb0000
53
54config CPU_SPECIFIC_OPTIONS
55 def_bool y
56 select SMM_TSEG
57 select X86_RAMTEST
58
59config SMM_TSEG_SIZE
60 hex
61 default 0x800000
62
63config MMCONF_BASE_ADDRESS
64 hex
65 default 0xe0000000
66
67config TPL_SIZE_LIMIT
68 default 0x7800
69
70config CPU_ADDR_BITS
71 default 39
72
73config APL_SPI_FLASH_BOOT
74 bool "Support booting with SPI-flash driver instead memory-mapped SPI"
75 select TPL_SPI_FLASH_SUPPORT
76 select TPL_SPI_SUPPORT
77 help
78 This enables SPI and SPI flash in TPL. Without the this only
79 available boot method is to use memory-mapped SPI. Since this is
80 actually fast and produces a TPL which is 7KB smaller, memory-mapped
81 SPI is the default.
82
83config APL_BOOT_FROM_FAST_SPI_FLASH
84 bool "Boot using SPI flash driver"
85 select APL_SPI_FLASH_BOOT
86 help
87 This option is separate from APL_SPI_FLASH_BOOT since it is useful to
88 be able to compare booting speed with the same build. Enable this to
89 use the SPI-flash driver to load SPL, U-Boot and FSP-M. For technical
90 reasons FSP-S is currently always loaded from memory-mapped SPI. See
91 Apollo Lake's arch_fsp_init_r() for details about that.
92
93config VBT_ADDR
94 default 0xff3f1000
95
96endif