Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 166e3229db285312828a5e2cf1bac25358f363f5 / . / configs / ls1021atsn_sdcard_defconfig
blob: 5e93f730b32eebd2ff18b9f411f64d210bb447c1 [file] [log] [blame]
Jianchao Wange5332ba2019-07-19 00:30:01 +0300[diff] [blame]1CONFIG_ARM=y
Peng Fanc8a61c02022-04-13 17:47:20 +0800[diff] [blame]2CONFIG_COUNTER_FREQUENCY=12500000
Jianchao Wange5332ba2019-07-19 00:30:01 +0300[diff] [blame]3CONFIG_TARGET_LS1021ATSN=y
Jianchao Wange5332ba2019-07-19 00:30:01 +0300[diff] [blame]4CONFIG_SYS_TEXT_BASE=0x82000000
Tom Rinie25a03a2021-11-01 12:19:22 +0000[diff] [blame]5CONFIG_SYS_MALLOC_LEN=0x1020000
Tom Rini2c7a8d42019-08-14 08:11:27 -0400[diff] [blame]6CONFIG_SPL_LIBCOMMON_SUPPORT=y
Jianchao Wange5332ba2019-07-19 00:30:01 +0300[diff] [blame]7CONFIG_SPL_LIBGENERIC_SUPPORT=y
Tom Rini2e262c42020-08-10 15:31:07 -0400[diff] [blame]8CONFIG_NR_DRAM_BANKS=1
Tom Rini5cd7ece2019-11-18 20:02:10 -0500[diff] [blame]9CONFIG_ENV_SIZE=0x20000
10CONFIG_ENV_OFFSET=0x300000
Tom Rini1a195882021-08-18 23:12:33 -0400[diff] [blame]11CONFIG_SYS_I2C_MXC_I2C1=y
12CONFIG_SYS_I2C_MXC_I2C2=y
13CONFIG_SYS_I2C_MXC_I2C3=y
Tom Rini6bd3b142020-02-06 13:42:52 -0500[diff] [blame]14CONFIG_DM_GPIO=y
Tom Rinia20e51f2021-06-28 10:17:29 -0400[diff] [blame]15CONFIG_DEFAULT_DEVICE_TREE="ls1021a-tsn"
Tom Rini0332a1a2020-07-06 13:54:25 -0400[diff] [blame]16CONFIG_SPL_TEXT_BASE=0x10000000
Simon Glassb58bfe02021-08-08 12:20:09 -0600[diff] [blame]17CONFIG_SPL_MMC=y
Simon Glassf4d60392021-08-08 12:20:12 -0600[diff] [blame]18CONFIG_SPL_SERIAL=y
Tom Rini2c7a8d42019-08-14 08:11:27 -0400[diff] [blame]19CONFIG_SPL=y
Tom Rini4b2fcb32022-04-08 13:36:51 -0400[diff] [blame]20CONFIG_SYS_LOAD_ADDR=0x82000000
Tom Rini47dece32020-04-28 16:15:47 -0400[diff] [blame]21CONFIG_AHCI=y
Tom Rini2c7a8d42019-08-14 08:11:27 -0400[diff] [blame]22CONFIG_DISTRO_DEFAULTS=y
23CONFIG_FIT=y
24CONFIG_OF_BOARD_SETUP=y
25CONFIG_OF_STDOUT_VIA_ALIAS=y
Tom Rini9ff815a2021-08-24 23:11:49 -0400[diff] [blame]26CONFIG_RAMBOOT_PBL=y
27CONFIG_SYS_FSL_PBL_PBI="board/freescale/ls1021atsn/ls102xa_pbi.cfg"
28CONFIG_SYS_FSL_PBL_RCW="board/freescale/ls1021atsn/ls102xa_rcw_sd.cfg"
Jianchao Wange5332ba2019-07-19 00:30:01 +0300[diff] [blame]29CONFIG_SD_BOOT=y
Tom Rinia43bf4e2021-12-11 14:55:50 -0500[diff] [blame]30CONFIG_SD_BOOT_QSPI=y
Jianchao Wange5332ba2019-07-19 00:30:01 +0300[diff] [blame]31CONFIG_BOOTDELAY=3
Tom Rini2c7a8d42019-08-14 08:11:27 -0400[diff] [blame]32CONFIG_SILENT_CONSOLE=y
Tom Rinif05f9d82022-04-13 09:14:57 -0400[diff] [blame]33CONFIG_ARCH_MISC_INIT=y
Tom Rini2c7a8d42019-08-14 08:11:27 -0400[diff] [blame]34CONFIG_MISC_INIT_R=y
Tom Rini4abdf142021-08-17 17:59:41 -0400[diff] [blame]35CONFIG_ID_EEPROM=y
Tom Riniabb0f522022-05-16 17:20:26 -0400[diff] [blame]36CONFIG_SPL_MAX_SIZE=0x1a000
37CONFIG_SPL_PAD_TO=0x1c000
Tom Rini65aa1242022-05-27 10:19:45 -0400[diff] [blame]38CONFIG_SPL_HAS_BSS_LINKER_SECTION=y
39CONFIG_SPL_BSS_START_ADDR=0x80100000
Tom Rini0cb89e72022-05-19 15:09:22 -0400[diff] [blame]40CONFIG_SPL_BSS_MAX_SIZE=0x80000
Tom Rini4f92aa32022-03-23 17:19:54 -0400[diff] [blame]41CONFIG_SPL_FSL_PBL=y
Tom Rini8a14ac42022-05-26 13:13:21 -0400[diff] [blame]42# CONFIG_SPL_SHARES_INIT_SP_ADDR is not set
43CONFIG_SPL_STACK=0x1001d000
Tom Rini166e3222022-05-27 12:48:32 -0400[diff] [blame^]44CONFIG_SYS_SPL_MALLOC=y
45CONFIG_HAS_CUSTOM_SPL_MALLOC_START=y
46CONFIG_CUSTOM_SYS_SPL_MALLOC_ADDR=0x82100000
Jianchao Wange5332ba2019-07-19 00:30:01 +0300[diff] [blame]47CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_USE_SECTOR=y
48CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR=0xe8
Tom Rini2c7a8d42019-08-14 08:11:27 -0400[diff] [blame]49CONFIG_SPL_ENV_SUPPORT=y
Simon Glassbccfc2e2021-07-10 21:14:36 -0600[diff] [blame]50CONFIG_SPL_I2C=y
Simon Glass64571062021-08-08 12:20:16 -0600[diff] [blame]51CONFIG_SPL_MPC8XXX_INIT_DDR=y
Simon Glass1ba1d4e2021-07-10 21:14:28 -0600[diff] [blame]52CONFIG_SPL_WATCHDOG=y
Tom Riniae17fa32022-05-11 18:01:06 -0400[diff] [blame]53CONFIG_SYS_CBSIZE=256
Tom Rinicbfa1392022-05-11 17:38:09 -0400[diff] [blame]54CONFIG_SYS_PBSIZE=276
Jianchao Wange5332ba2019-07-19 00:30:01 +0300[diff] [blame]55CONFIG_CMD_GREPENV=y
Tom Rinifaed5672021-08-17 17:59:45 -0400[diff] [blame]56CONFIG_SYS_I2C_EEPROM_ADDR_LEN=2
Jianchao Wange5332ba2019-07-19 00:30:01 +0300[diff] [blame]57CONFIG_CMD_MEMINFO=y
Tom Rini2c7a8d42019-08-14 08:11:27 -0400[diff] [blame]58CONFIG_CMD_DM=y
Jianchao Wange5332ba2019-07-19 00:30:01 +0300[diff] [blame]59CONFIG_CMD_GPT=y
Tom Rini2c7a8d42019-08-14 08:11:27 -0400[diff] [blame]60CONFIG_CMD_I2C=y
Jianchao Wange5332ba2019-07-19 00:30:01 +0300[diff] [blame]61CONFIG_CMD_MMC=y
Tom Rini2c7a8d42019-08-14 08:11:27 -0400[diff] [blame]62CONFIG_CMD_USB=y
63CONFIG_CMD_FS_UUID=y
Jianchao Wange5332ba2019-07-19 00:30:01 +0300[diff] [blame]64CONFIG_OF_CONTROL=y
Adam Ford710966e2020-07-03 06:48:56 -0500[diff] [blame]65CONFIG_ENV_OVERWRITE=y
Jianchao Wange5332ba2019-07-19 00:30:01 +0300[diff] [blame]66CONFIG_ENV_IS_IN_MMC=y
Tom Rinica63e712019-11-12 22:46:36 -0500[diff] [blame]67CONFIG_SYS_RELOC_GD_ENV_ADDR=y
Tom Rinib3e3fe42021-12-27 13:53:48 +0000[diff] [blame]68CONFIG_NET_RANDOM_ETHADDR=y
Jianchao Wange5332ba2019-07-19 00:30:01 +0300[diff] [blame]69CONFIG_DM=y
70CONFIG_FSL_CAAM=y
Tom Rini6bd3b142020-02-06 13:42:52 -0500[diff] [blame]71CONFIG_DM_I2C=y
Tom Rini52b2e262021-08-18 23:12:24 -0400[diff] [blame]72CONFIG_SPL_SYS_I2C_LEGACY=y
Tom Rinib1b13072021-08-18 23:12:37 -0400[diff] [blame]73CONFIG_I2C_SET_DEFAULT_BUS_NUM=y
Tom Rinifaed5672021-08-17 17:59:45 -0400[diff] [blame]74CONFIG_SYS_I2C_EEPROM_ADDR=0x51
Tom Rini2c7a8d42019-08-14 08:11:27 -0400[diff] [blame]75CONFIG_FSL_ESDHC=y
Miquel Raynal2e35dbb2019-10-03 19:50:05 +0200[diff] [blame]76CONFIG_MTD=y
Tom Rini2c7a8d42019-08-14 08:11:27 -0400[diff] [blame]77CONFIG_DM_SPI_FLASH=y
Jianchao Wange5332ba2019-07-19 00:30:01 +0300[diff] [blame]78CONFIG_SPI_FLASH_ATMEL=y
Jianchao Wange5332ba2019-07-19 00:30:01 +0300[diff] [blame]79CONFIG_SPI_FLASH_SPANSION=y
Tom Rini2c7a8d42019-08-14 08:11:27 -0400[diff] [blame]80CONFIG_SPI_FLASH_STMICRO=y
81CONFIG_SPI_FLASH_DATAFLASH=y
82CONFIG_PHY_ATHEROS=y
83CONFIG_PHY_BROADCOM=y
84CONFIG_PHY_FIXED=y
Jianchao Wange5332ba2019-07-19 00:30:01 +0300[diff] [blame]85CONFIG_DM_ETH=y
Vladimir Oltean940bf912020-07-16 18:09:09 +0800[diff] [blame]86CONFIG_DM_MDIO=y
Vladimir Oltean07ba88e2021-09-29 18:04:44 +0300[diff] [blame]87CONFIG_DM_DSA=y
Tom Rini2c7a8d42019-08-14 08:11:27 -0400[diff] [blame]88CONFIG_PHY_GIGE=y
Jianchao Wange5332ba2019-07-19 00:30:01 +0300[diff] [blame]89CONFIG_MII=y
Tom Rinib3e3fe42021-12-27 13:53:48 +0000[diff] [blame]90CONFIG_SJA1105=y
Tom Rini2c7a8d42019-08-14 08:11:27 -0400[diff] [blame]91CONFIG_TSEC_ENET=y
Mark Kettenisf8463d62022-01-22 20:38:11 +0100[diff] [blame]92CONFIG_NVME_PCI=y
Tom Rini2c7a8d42019-08-14 08:11:27 -0400[diff] [blame]93CONFIG_PCI=y
Hou Zhiqiang02f1f062020-07-09 23:31:42 +0800[diff] [blame]94CONFIG_PCIE_LAYERSCAPE_RC=y
Simon Glass231e7742022-01-31 07:49:37 -0700[diff] [blame]95CONFIG_SCSI_AHCI_PLAT=y
Jianchao Wange5332ba2019-07-19 00:30:01 +0300[diff] [blame]96CONFIG_SYS_NS16550=y
Tom Rini2c7a8d42019-08-14 08:11:27 -0400[diff] [blame]97CONFIG_SPI=y
Jianchao Wange5332ba2019-07-19 00:30:01 +0300[diff] [blame]98CONFIG_DM_SPI=y
Jianchao Wange5332ba2019-07-19 00:30:01 +0300[diff] [blame]99CONFIG_FSL_DSPI=y
100CONFIG_FSL_QSPI=y
Jianchao Wange5332ba2019-07-19 00:30:01 +0300[diff] [blame]101CONFIG_USB=y
Jianchao Wange5332ba2019-07-19 00:30:01 +0300[diff] [blame]102CONFIG_USB_XHCI_HCD=y
Jianchao Wange5332ba2019-07-19 00:30:01 +0300[diff] [blame]103CONFIG_USB_XHCI_DWC3=y