blob: 847a4a3015b0a46898a032c581c6fc38c1e49ea3 [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001// SPDX-License-Identifier: GPL-2.0+
Rafal Jaworowskia19be782008-01-09 19:39:36 +01002/*
3 * (C) Copyright 2007 Semihalf
4 *
5 * Written by: Rafal Jaworowski <raj@semihalf.com>
6 *
Rafal Jaworowskia19be782008-01-09 19:39:36 +01007 * This file contains routines that fetch data from PowerPC-dependent sources
8 * (bd_info etc.)
Rafal Jaworowskia19be782008-01-09 19:39:36 +01009 */
10
11#include <config.h>
Rafal Jaworowskia19be782008-01-09 19:39:36 +010012#include <linux/types.h>
13#include <api_public.h>
14
Tom Riniabb9a042024-05-18 20:20:43 -060015#include <asm/u-boot.h>
Rafal Jaworowskia19be782008-01-09 19:39:36 +010016#include <asm/global_data.h>
17
18#include "api_private.h"
19
20DECLARE_GLOBAL_DATA_PTR;
21
22/*
23 * Important notice: handling of individual fields MUST be kept in sync with
24 * include/asm-ppc/u-boot.h and include/asm-ppc/global_data.h, so any changes
25 * need to reflect their current state and layout of structures involved!
26 */
27int platform_sys_info(struct sys_info *si)
28{
29 si->clk_bus = gd->bus_clk;
30 si->clk_cpu = gd->cpu_clk;
31
Christophe Leroyb3510fb2018-03-16 17:20:41 +010032#if defined(CONFIG_MPC8xx) || defined(CONFIG_E500) || defined(CONFIG_MPC86xx)
Rafal Jaworowskia19be782008-01-09 19:39:36 +010033#define bi_bar bi_immr_base
Peter Tyser62e73982009-05-22 17:23:24 -050034#elif defined(CONFIG_MPC83xx)
Rafal Jaworowskia19be782008-01-09 19:39:36 +010035#define bi_bar bi_immrbar
Rafal Jaworowskia19be782008-01-09 19:39:36 +010036#endif
37
38#if defined(bi_bar)
39 si->bar = gd->bd->bi_bar;
40#undef bi_bar
41#else
Matthias Fuchs6e31d912008-10-04 19:26:16 +020042 si->bar = 0;
Rafal Jaworowskia19be782008-01-09 19:39:36 +010043#endif
44
Stefan Roesea13a2aa2020-08-12 13:16:36 +020045 platform_set_mr(si, gd->ram_base, gd->ram_size, MR_ATTR_DRAM);
Rafal Jaworowskia19be782008-01-09 19:39:36 +010046 platform_set_mr(si, gd->bd->bi_flashstart, gd->bd->bi_flashsize, MR_ATTR_FLASH);
47 platform_set_mr(si, gd->bd->bi_sramstart, gd->bd->bi_sramsize, MR_ATTR_SRAM);
48
49 return 1;
50}